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Abstract
Arithmetic Square Root is one of the most complex but nevertheless widely used operations in
modern computing. A primary reason for the complexity is the irrational nature of the square
root for non-perfect numbers and the iterative behavior required for square root computation. A
typical RISC implementation of Square Root Computation can take anywhere from 200 - 300
cycles. If significant usage is encountered, this could result in an impact in run-time cost which
would justify a direct hardware implementation that achieves the same result in as little as 20
clock cycles. Additionally, the implementation is pipelined to achieve even greater throughput
compared to an instruction based implementation. The paper thus presents an efficient, pipelined
implementation of a square root calculation core which implements a non-restoring algorithm of
determining the square-root. The iteration count of the algorithm depends on the maximum size
of the input and the desired resolution. A specific case of a 16-bit integer square root calculator
with output resolution 0.001 is considered which requires a total of 18 iterations of the algorithm.
In the implementation, each iteration is pipelined as a stage thereby resulting in an 18-stage
pipelined square root computation core. The proposed algorithm utilizes standard arithmetic
operations like addition, subtraction, shift and basic control statements to determine the output
of each stage. The core is verified using SystemVerilog test-bench. The test-bench generates
unconstrained random inputs stimulus and determines the expected value from the core device
under test (DUT) by evaluating a Simulink generated model for the same stimulus. Functional
coverage, implemented in the test-bench, determines reliability of the system and consequently
vthe duration of the test execution.
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Chapter 1
Introduction
Square root is one of the fundamental arithmetic operations used by various signal and image pro-
cessing algorithms apart from addition, subtraction, multiplication and division. Typical square
root algorithms compute bits successively starting with the most significant bit and predicting
the lower significant bit. The correctness of the predicted value is determined by comparing the
square of the predicted number and the remainder determined for the particular stage. In this
research paper, two similar algorithms to compute the square root of an integer number have
been taken into consideration and extended to determine the fixed point fractional square root
of the number. The paper characterizes the implementation of the two square root algorithm
namely restoring algorithm and non-restoring algorithm. Non-restoring algorithm is the simpler
and more efficient technique as it uses for square root implementation as it uses adders/subtrac-
tors and shift operations to determine the square root of the number. The characteristic difference
between the algorithms, is their approach towards the selection of the square root digit and the
partial remainder determination. The implemented system would utilize fixed-point nomencla-
ture to represent the numbers as they require fewer pre-processing compared to floating-point
numbers. Floating-point arithmetic is typically more complex, requiring more area, power and
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consuming larger number of cycles for computation compared to their equivalent fixed-point
arithmetic cores. However fixed-point arithmetic truncates bits lower than the significant range
of the number. This becomes especially significant in case of smaller numbers whose relative
value is drastically impacted by the truncated bits.
SystemVerilog is an extension of the traditional Verilog Hardware Description Language
(HDL) which supports object oriented programming. The implemented test bench is constructed
hierarchically with multiple modular components. A SystemVerilog test bench which performs
unconstrained random verification of the functional core is utilized to verify the operation of
the implemented system. The expected value of the system is determined by a model which in
real-time determines the expected output of the ideal system for the same input stimulus vectors.
The model was developed using Matlab and is exported using the standard Simulink HDL code
library.
1.1 Concept of Operation
Considering the square root computation of a 16-bit integer number I[15:0], the result would be
an 8-bit integer number B[7:0] and infinite fractional bits B[-1:−∞]. The birefers to the ithe bit
of the number B. The Bnrefers to the sub-set of the B, B[n:−∞].
I = B2
I = (b7.27+B6)2







The Left hand side term is the remainder of the operation of stage I, RO1 = I−qb27.214y and
the coefficient of 2.27B6, is the partial quotient estimated at Stage 1, QO1 = b7.
1.1.2 Stage II










RI2−q((4.QO1+b6).b6) .212y= 2. |b7b6| .26.B5+B25
The Left hand side term is the remainder of the operation of stage II, RO2 = RI2−q
((4.QO1+b6).b6) .212
y
and the coefficient of 2.26B5, is the partial quotient estimated at Stage
II, QO2 = |b7b6|.
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1.1.3 Stage III
RI3 = RO2 = RI2−q((4.b7+b6).b6) .212y= 2. |b7b6| .26.(b5.25+B4)+(b5.25+B4)2












The Left hand side term is the remainder of the operation of stage III, RO3 = RI3−q
(4.QO2+b5).b5.210
y
and the coefficient of 2.25B4, is the partial quotient estimated at Stage
II, QO3 = |b7b6b5|.
Thus, for each stage operation an additional bit of the quotient is determined, thereby, im-
proving the resolution of the calculated square root result. Hence, the number of stage iterations
required depends on the input size and is relate-able to the required output square root resolution.
Consolidating the stage operations and assuming RI1= Input Data we get,
ROn = (RIn > (QIn ≪ 2+1)?(RIn− (QIn ≪ 2+1) : RIn
QOn = (QIn ≪ 1)+ [(RIn > (QIn ≪ 2+1)?1 : 0]
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The quotient at the output of the last stage is the resultant square root of the configured
resolution.
1.2 Research Goals
The objective of this paper is to identify and implement a simple and efficient algorithm to
evaluate the square root operation on large data sets. Two algorithms have been chosen for
this implementation, one is a non-restoring algorithm and the other is restoring algorithm. The
paper compares the two algorithm in terms computational complexity, basic number of arithmetic
operations required, number of resources needed and hardware cost.
1.3 Organization
The structure of the research paper is as follows:
• CHAPTER 2 Bibliographical Research: The chapter summarizes the existing research and
algorithms on efficient computation methods for evaluating the square root of a number.
• CHAPTER 3 System Architecture: The chapter describes the requirements and design of
the square root computational system.
• CHAPTER 4 Implementation: The chapter describes pipeline design implementation of the
Non-Restoring and Restoring algorithms.
• CHAPTER 5 Verification Methodology and Results: The approach taken for verification of
the design is discussed in this chapter.
• CHAPTER 6 Results: The results of the restoring and non-restoring algorithms are dis-
cussed in this chapter.
• CHAPTER 7 Conclusion: The conclusions is briefly discussed in this chapter.
Chapter 2
Bibliographical Research
The most important step in implementing a square root core is to identify a simple, efficient,
iterative method of evaluating the square root of a given number. There are different methods of
evaluating the square root like recursive approximation method and other methods. Substantial
research is required to identify the method which would allow the implemented system to be
power and area efficient while still providing the required boost throughput which would justify
an implementation. Some of the research and methods of determining the square root of a fixed-
point number are documented in the chapter.
Select research papers consulted for the work are briefly discussed in this chapter.
Wang et al. in [1] presents a new algorithm based on the conventional Non-restoring al-
gorithm is implemented using Verilog HDL. This algorithm algorithm can be used on general
purpose FPGA chips and can be used to calculate square root for a 2n bit integer. The algorithm
developed is compared with the general algorithms for square root calculation based on the num-
ber of clock cycles required for the desired output, number of resources required to implement
the algorithm and the number of pipeline stages required to calculate the square root of 16-bit
and 32-bit Integer number. The advantage of this proposed new algorithm is that it can be im-
7plemented on a general-use FPGA since it does not need a special hardware structure. Another
advantage is that n number of clock cycles are needed for a 2n bit integer and the speed for pro-
cessing the 2n bit integer is more as compared to other algorithm i.e. pipeline stages needed to
compute the output are less.
Yamin et al. in [2] illustrates two new implementations of non-restoring algorithm which
unlike the traditional algorithm does not focus on each bit of the square root rather depends upon
the partial remainder. Algorithm reduces the need for additional resources, like multiplexors,
multipliers, or seed generators and improves the resolution of the result for the last bit position.
The iterations are simpler as either addition/subtraction is carried out based on the last iteration
resultant bit.
The two algorithms differ in the implementation approach, one of the algorithms is a high-
performance pipeline implementation and second other compromises on speed but is a low-cost
implementation that uses less hardware. The algorithms implemented by Rachmad are proved to
be time and area efficient than most of the existing algorithms. Paper clearly shows the contrast
between the two implementations based on the number of cycles required for 16, 32 and 64-bit
data and the number of gates required for 16, 32 and 64-bit data.
Rachmad et al. [3]in writes about a new approach to calculate square root of a given in-
teger value. The author discusses first about the past researches on the square root calculation
approach and explains the implementation of the algorithms which used the binary input de-
composition approach. The algorithms discussed under previous works are Restoring algorithm
and Non-restoring algorithm which compute square root on the same concept of binary input
decomposition.
The author discusses the digital hardware implementation of the proposed algorithm and the
advantages of the new algorithm over the past researched approaches. The hardware design uses
a logical gate in place of a multiplication module and uses a comparator and addition/subtraction
8module. The architecture is iterative in nature. It is a simple architecture that greatly reduces the
need for additional resources in the design. Thus, the number of clock cycles needed to obtain an
output depends upon the n-bit input. Therefore, (n/2) + 1 clock cycles are needed by the design
to complete the square root calculation. The author summarizes the simulation and synthesis
results for 32-bit and 64-bit data, considers number of clock cycles, clock speed, logic elements,
logic registers and combinational functions needed for the design.
Richard et al. [4].in presents implementation of two high-speed square root calculation tech-
niques which utilizes minimum number of computations. The author concentrates more on the
square root approximation algorithms which can be efficiently implemented in fixed-point arith-
metic. The constraints set on the algorithms by the author are: the division operation is not being
considered for calculation, the number of iteration should be less and a lookup table could be
used if required.
The two iterative methods discussed in the paper to determine the square root of a single
integer value are Newton-Raphson Inverse (NRI) method and Non-Linear IIR Filter (NIIRF)
method. The Newton-Raphson method is not recommended for fixed-point format rather it is
most suitable for floating-point systems. In this method chances of error increases if bits are
used to represent internal results. Second algorithm, Non-Linear IIR Filter (NIIRF) is another
iterative technique for a fixed-point implementation. Thus, the algorithms are compared for
accuracy versus computational cost/workload and the author concludes it by choosing NRIIF for
fixed-point math implementations.
The other high-speed square root methods discussed are Binary-Shift Magnitude estimation
and equiripple error magnitude estimation for complex number magnitude estimation.
Anuja et al. presents in [5] an algorithm that calculates square root of an 8-bit fixed and
floating-point number in a Field programmable Gate Array (FPGA) using the previously imple-
mented non-restoring algorithms. The paper compares the two algorithms Restoring and Non-
9Restoring algorithms and implementation of a new module Controlled subtract multiplex in the
modified non-restoring algorithm.
This new algorithm proposed eliminates the components without affecting the resolution,
remainder and precision of the output. The author shows that the proposed algorithm is resource
efficient than the existing non-restoring algorithms. The difference highlighted between the two
algorithms is that the proposed algorithm does only subtraction operation and appends 01. It also
introduces a new module, controlled subtract multiplex for algorithm to compute square root for
any number of input bits. The comparison is tabulated for implementation with and without
optimization (CSM). Concludes by proving that the non-restoring algorithm consumes less area
on the chip and using a pipeline architecture improves the speed of the system.
Yamin et al. describes in [6] two single precision floating point square root design imple-
mentations based on the existing non-restoring algorithm. The two algorithms are implemented
on a general-use FPGA. The first algorithm is iterative implemented that uses a subtractor/adder
component and the design implementation is low on cost. The second algorithm is implemented
in a pipeline fashion and on every clock cycle it accepts a square root instruction.
The paper briefly discusses other algorithms like New-Raphson algorithm and Sweeney-
Robertson-Tocher (SRT) algorithms for square root extraction. The author describes the archi-
tecture and the implementation methodology for Non-Restoring square root algorithm, Parallel-
array implementation and single precision floating point square root algorithm. The algorithms
are compared on the latency, errors encountered and cost of design implementation. The two
iterative square root algorithms require less area on chip and the pipelined system has better
performance.
Atul et al. proposes in [7] a new algorithm to calculate the square root of an N-bit unsigned
number. Two architecture design implementation have been discussed. First design has a pipeline
architecture and the second design has asynchronous pipeline architecture for calculating the
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square root of a N-bit fixed point number. The results of the existing and new algorithms have
been compared and the author shows that the new square root algorithm is far more efficient,
requires less clock cycles and less hardware.
First algorithm proposed has a pipeline architecture which constitutes of a subtractor and
compartor module. The second algorithm proposed with asynchronous architecture proves to
use less number of resources and has increased maximum operating frequency. Paper briefly
discusses the existing non-restoring square root algorithm, new technique to design pipeline
architecture for the non-restoring algorithm and asynchronous design for square root calculation
of a 32-bit number using modified non-restoring algorithm. The total time needed for square root
calculation significantly decreases in cases of a pipeline architecture.
Puneet et al. in [8] writes about a square root algorithm based on vedic mathematics formula
called Dwandwa Yoga. The inputs to the algorithm are 24-bit floating point number and 16-bit
floating point output. The author describes the existing algorithms for square root calculation
and compares the existing algorithms with the new implementation. The new algorithm is im-
plemented on SPARTAN-3E FPGA, this algorithm greatly reduces the complexity of the design.
Simulation and synthesis results tabulated in the paper clearly proves that the new implementa-
tion consumes less area, power and is operable at high frequencies.
Sajid et al. in [9] presents a new algorithm for square root calculation which reduces the
hazards of pipelining. The new proposed algorithm is based on the non-restoring algorithm
and architecture is designed such that it can be modified to adapt as per the requirements of an
application.
Read before write (RBW) hazard is avoided by the improved architecture of the algorithm
by replacing an if-condition with a NOT gate. Synthesis produced a multiplexer when an if-
condition was encountered, a multiplexer is a costly piece of hardware. Thus, the author improves
the performance of the design by introducing a NOT gate. The system is tested for varying input
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bits, accuracy of the result and for perfect combination of time, area and power.
Majerski et al. in [10] describes two algorithms for square root computation of addition of
two numbers. The algorithm presented in the paper is designed for high-speed digital circuits.
The algorithms are based on the non-restoring technique. Algorithm implemented differs with
the previously researched algorithms in a way that the addition and subtraction by taking the carry
as the third bit and considering the third bit while performing addition of three summands. Two
summands then form a partial remainder. The most significant bits determine the conventional
notation bits.
Montuschi et al. in [11] performs a survey of the square rooting algorithm. The algorithms
are discussed in detail by taking into consideration their properties. Author gives his final com-
ments on the effective and ideal implementation. The algorithms discussed are of two types:
iterative technique and approximation by real functions. The algorithms reviewed under iterative
technique is based on three classes: direct method, Newton-Raphson formula based algorithms
and normalization method. Pure hardware implementations can be done using direct methods
and the other iterative method applications can be done in hardware and software. Some of
the commonly used iterative method are Newton-Raphson algorithm, CODIC, DeLugish’s and
Chen’s algorithm. Among all these iterative algorithms, Newton -Raphson results are accurate.
Another approach for square root calculation is approximation by real functions. Taylor and
McLaurin series and Chebyshev polynomials are some of the real function approximation tech-
niques. The paper discusses in detail about the advantages and disadvantages and the application
of all the algorithms. The author focuses more on the algorithms that can be implemented on
hardware.
Bannur et al. in [12] discusses implementation of two non-restoring square root algorithms,
one using Barrel shifter implementation and second without the usage of Barrel shifter and in-
stead storing and manipulating the operands. The algorithms are compared on the area required
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on chip, number of cycles needed for square root calculation and resources needed for implemen-
tation. The algorithms presented are simple and easy to implement and achieves better precision
compared to existing algorithms.
Using additional logic at the input of the Barrel shifter reduces the number of gates needed
by half. Three bits are modified in one iteration and the value depends upon the sign in the
previous iteration. Second algorithm implementation avoids the usage of Barrel shifter, instead
the same operation is achieved by adding registers of size 2n-bits and shifting it every cycle.
Second implementation proves to be better in terms of area needed on chip and time needed to
compute the result. Both implementations also discusses the floating-point implementation and
rounding of the last bits.
Various supporting papers [13–20] were also studied during this research.
Chapter 3
System Architecture
The goals of the system requirement is to implement a core that calculates the square root of a
given integer operand. A 16-bit unsigned integer input is considered, whose square root has to be
calculated within a resolution of ±1×10−3. The value of the output depends upon the number
of bits at the input, input resolution and the number of fractional bits generated at the output.
Since, the input is 16-bit unsigned integer, thus having unity resolution, the calculated square
root has 8 bits as the integer square root of the number. The rest of the bits would constitute the
fractional part of the solution. Square root calculator is implemented as a recursive operation,
where number of times the stage algorithm is performed determines the number of bits at the
output. The resolution of the output depends on the input size, resolution of the input and number
of stages. A generic formula for determining the number of stages is:
resolution≥ 2ceiling(K/2)−n
Where, K is the most significant bit position of the input, n is the number of stages.
Width of the solution depends upon the number of stages. The significance of the solution
bits is derived from the significant length of the input f loor ((log2(Inputmax+1)+1)/2).
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Therefore for the give system requirements, the value of K is 15 (16 bit number
with unity resolution), thus the significant position of the MSB of the solution would be
f loor ((log2(65535+1)+1)/2) = 8. The required length of the fractional bits depends on the
required resolution. Each additional bit, after the integer increases the resolution by a factor of
1/2. Therefore the resolution of the output is given by 2−n, where n is the number of fractional
bits. Since the system specifies the resolution to be ±0.001, the number of stages can be derived
as:
0.001≥ 2−n
This gives the possible values for n, which should be greater than 9 in order to achieve the
necessary resolution. In order to minimize hardware costs, while still attaining the requirements,
the minimum possible stage number of 10 is chosen to generate the fractional part.
Therefore the total number of stages, and consequently bits in the solution is 8 + 10 = 18
stages, with the MSB of the output having a significance of 28. The actual resolution of the
output is 2−10= 0.00098, which is less than the resolution requirement of the system.
Since the stage operations depend only on the previous stage output data the system can
be pipelined at the stage boundaries by registering the current output and allowing the stage to
process new inputs in the next clock cycle. As a result the 18 stage implementation can thus be
split into 18 stage pipeline resulting in higher throughput while reducing the operational speed
and size of the system.
Chapter 4
Detail Design
The non-restoring and restoring algorithm of the iterative stage of the square root operation are
discussed below.
4.1 Non-Restoring Algorithm
Non-restoring algorithm is an iterative square root determination which generates one bit of a
result in each iteration using two most significant bits of the input data. The partial dividend
used for each iteration is determined by considering the remainder of the previous iteration and
appending the two most significant bit to the least significant position of the remainder. The
stage quotient is is computed as the previous iteration quotient shifted by one (to denote the
position significance) and appended with predicted new bit value (Qn = Qn− 1 ≪ 1+ 1), the
subtrahend is determined as the previous iteration quotient shifted by two and appended with the
new predicted quotient bit value. If the value the new dividend is greater the subtrahend then,
then predicted value is accepted and the difference is forwarded as the remainder for the next
iteration; else the new quotient bit is assumed to be zero and the constructed dividend is directly
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Figure 4.1: Non-Restoring Square Root Calculation for a single stage
forwarded as the remainder of the current iteration.
4.1.1 Implementation
A single iteration of the algorithm generates one bit of the square root output. The implemen-
tation is constructing by cascading multiple stages of the iteration with data storage elements
isolating the stage for pipelined implementation. The Data Input to the stage is provided by the
Data Output of the previous stage, which in turn is the shifted version of the original input data.
The Remainder In for the current stage is provided by the Remainder Out of the previous stage.
The Remainder In and the two most significant bits of the Data Input are used to construct the
minuend for the stage operation. The subtrahend is determined from the Quotient In, which is
provided by the Quotient Out of the previous stage and a assumed new bit value (1’b1). If the
subtrahend is greater than or equal to the minuend ( condition = 1 ), then the predicted quotient
is accepted and the remainder out is updated with the non-negative difference; else the predicted
quotient is discarded ( changed to 0 ) and the minuend is forwarded as the remainder out for the
current iteration.
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The inputs for all stages is cascaded from the previous stage. The Quotient Input and Re-
mainder Input of the first stage is assumed to be 0 and the input integer data is fed to the Data
Input for the first stage.
input DI, QI, RI;
output DO, QO, RO;
wire rtemp, condition ;
assign rtemp = { RI , DI[15:14] };
assign condition = (rtemp >= {QI, 2’b01});
assign DO = {DI[13:0], 2’b00};
assign RO = condition ? rtemp - {QI,2’b01} : rtemp ;
assign QO = condition ? {QI,1’b1} : {QI,1’b0} ;
4.2 Restoring Algorithm
The restoring algorithm is an alternate method of computing the square root of a number, which
differs from the Non-Restoring algorithm, primarily in dealing with the decision making step
to determine the new quotient bit. The algorithm assumes a new quotient bit to be 1, and
proceeds to evaluate the subtraction operation by deducting the newly determined subtrahend
((Qn−1 << 2)+2′b01) from the minuend to determine the Remainder Out. An incorrect guess
results in a negative remainder, which is identified by checking the sign bit (MSB) of the remain-
der. In the next iteration, if a negative remainder is detected, the system restores the previous
non-negative remainder, by adding the previous predicted subtrahend to the remainder. The re-
stored remainder is then used to calculate the output of the current stage.
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Figure 4.2: Restoring Operation
Figure 4.3: Restoring Algorithm for a single stage iteration
4.2.1 Implementation
A single iteration of the algorithm generates one bit of the square root output. The implemen-
tation is constructed by cascading multiple stages of the iteration with data storage elements
isolating the stage for pipelined implementation. The Data Input to the stage is provided by the
Data Output of the previous stage, which in turn is the shifted version of the original input data.
The Remainder In for the current stage is provided by the Remainder Out of the previous stage.
The Remainder In and the two most significant bits of the Data Input are used to construct the
minuend for the stage operation. The subtrahend is determined from the Quotient In, which is
provided by the Quotient Out of the previous stage and a assumed new bit value (1’b1) and the
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assumed data is provided as the stage output. The minuend, based on the new predicted quotient
bit 1 is subtracted from the subtrahend and the resultant remainder (+/−) is provided as the
Remainder Out of the current stage. At the start of the iteration, if the partial remainder input to
the block is negative the last assumed quotient bit is cleared and the subtraction performed in the
previous stage is reverted and the remainder is restored to the previous value.
The inputs for all stages is cascaded from the previous stage. The Quotient Input and Re-
mainder Input of the first stage is assumed to be 0 and the input integer data is fed to the Data
Input for the first stage.
input DI, QI, RI;
output DO, QO, RO;
wire condition, rRestd, qRestd ;
assign condition = RI >> (2*StageNum-2) ; // Extraction of the sign-bit
assign qRestd = condition ? {QI[StageNum:1], 1’b0} : QI ; // Fixes the incorrect guess of the
quotient
assign rRestd = condition ? RI + {qRestd,1’b1} : RI ; // Fixes the incorrect guess of the
remainder
//Rest of algorithm for unconditional subtract for qn = 1’b1
assign DO = { DI[13:0], 2’b00 } ; // Left shifting the DataIn by 2
assign RO = { rRestd , DI[15:14] } - { qRestd , 2’b01 } ; // Subtra
assign QO = { qRestd , 1’b1 } ;
Chapter 5
Verification Methodology and Results
5.1 Verification Methodology
A test bench is implemented using SystemVerilog [21–26] to verify the operation of the restor-
ing and non-restoring algorithm for square root computation. A stream of unconstrained 16-bit
random integers is used as a input to verify system operation. The test bench contains an accu-
rate model of the square root computation with delays to simulate pipeline operation. Therefore,
when the same input is fed into the device under test (DUT) and the model provides the expected
response which is compared with the DUT output to verify the accuracy of the calculation.
The steps to verify the system are generation of inputs, initial reset of DUT and reference
model, capture the output of DUT and model, verification of correctness of the output and the
errors or issues are reported for a solution. Since random vectors are used for verification func-
tional coverage of the input vectors is utilized as the control parameter to decide the duration the
test. The test is considered complete when all the possible inputs have been exercised.
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5.2 Test Bench Design and its Components
The test bench should generate input vectors, provides the input to the DUT, determines the
expected output, monitors the output of the DUT, compare the expected and actual output of the
system, collect data and coverage statistics pertaining to the executed test cases, regulate test
duration and monitor the overall performance of the system. A modular test bench architecture
is adapted which consists of a network of objects, that perform the various operations required
to test the system. A modular or layered architecture is preferred to test complex systems as it
supports reuse of the developed components and the encapsulation of data and member functions;
allows different blocks to be easily modified for changes in the system like change in input size,
or data transmission protocols.
5.2.1 Layered Test Bench Architecture
A layered architecture is preferred as a common verification environment as it results in blocks
that are reusable and extendable to be taken advantage of during test automation. There are three
layers in a test bench known as Signal layer, Command layer and Scenario layer. The signal
layer being the lowest layer the architecture, it connects the test bench with the RTL design.
This layer comprises of DUT and has interface, modports and clocking modules. The command
layer gives transaction-level interface to the next layer and drives the pins through signal layer.
The command consists of a driver. The third layer is the functional layer, that consists of driver-
monitor components and has a self-checking construction. This layer determines of the test cases
fail or pass. This type of layered test bench is typically used for a constrained-random stimulus
generation and allows the manual directed tests.
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Figure 5.1: Lower Layers of the Verification Test Bench
The components of the test bench are instantiated hierarchically and called in phases to ini-
tialize, execute and complete every test [27]. The test bench components are shown in the block
diagram in the figure below.
A verification methodology which has random test cases have been adapted to check the
square root operation of the DUT. The inputs to the DUT are unconstrained random vectors to
which the output is monitored and compared to the simulated the response of the system.The test
bench is methodically is split into components to allow versatility and flexibility of use in the
system.
A typical test bench consists of the following components:
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Figure 5.2: Test Bench Schematic for Verification
5.2.1.1 Interface
An interface encapsulates the required connections between a hardware block and the external
system. It can also serve as a connection between the DUT, a hardware block and the test bench,
which is a software component . It captures the communication between the blocks including
the connectivity, directional information, clocking blocks. It ensures there is no duplication of
connections, the port list for connections are compact and it easy to change to integrate to higher
levels.
Figure 5.3: Interface Block Diagram
An external clock is is provided to the interface, which forwards it to the test bench for
synchronization and device under test for synchronous operation . An virtual instance is created
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for the interface class and is mapped to the outermost interface inside the different components
of the test bench..
5.2.1.2 Stimulus
The stimulus module consists of a randomizable 16-bit vector which is used for the generation of
inputs for the device under test and the model. In this test bench since the system should respond
uniformly for all possible inputs, unconstrained random number generator is used to generate the
inputs for verification.
/* *
* Author: Vyoma Sharma
* Rochester, NY, USA
* Description: Stimulus generates the random numbers.
* */
class stimulus;
rand bit [15:0] data;
endclass
In SystemVerilog, a class, containing a rand variable, is inherently defined with a randomize()
function which generates a new random number based on the previously defined seed value.
Therefore calling the randomize() function generates the new input which is then fed into the test
bench.
5.2.1.3 Scoreboard
The scoreboard is the generic whiteboard for the test bench, it can store data which can be hori-
zontally shared among the various components of the test bench, Typically the scoreboard may
contain the actual output of the DUT, expected output provided by the model and the coverage
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statistics like number of tests and other test related information. The use of scoreboard is optional
when utilized with a well defined checker and functional coverage components.
5.2.1.4 Driver
The Driver operates as the conduit between the transaction layer and signal layer of the testbench.
The inputs generated are at high level of abstraction and thus, these inputs are converted to actual
design inputs. It accepts input data sets from the Stimulus, synchronizes and provides the input
dataset to the actual input ports of the DUT. It also operates the necessary write protocols and
signals required for the DUT to recognize the valid data provided by the driver.
5.2.1.5 Model
The model is high level embodiment of the requirements of the device under test. It is typically
implemented with a high level of abstraction, where the requirements can be easily met, but is
not suitable for synthesis and implementation. The validity of the device relies of the accuracy of
the model. In the current test bench, the model required to capture the intent of the algorithm is
generated from Simulink. The code is generated for the square root operation which has a 16-bit
unsigned integer input and a 18-bit (8,10) fixed point output. A cascaded delay block is used to
simulate the operation of the pipeline in the system.
5.2.1.6 Monitor / Checker
The monitor block monitors the output interface ports and receives and assembles the actual data
from the device under test. It checks for any communication protocol violation and determines
the value of the complete transactions [28]. Monitor also consists of coverage and assertions
features to ensure the system behavior is met and tested. The output of the monitor is transaction
level data, which in current application is the square root of the input integer.
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The checker operates on the transaction data received from the monitor and the reference
data from the model. The checker compares the monitor output and the model output to ensure
functional correctness of the device operation. In this system, since the output of the device
under test is parallel 18-bit output data, the role of the monitor is greatly reduced and therefore
the monitor and checker are combined to a single test bench component [28].
5.2.1.7 Environment
The environment serves as the container in which the components of the test bench are instan-
tiated. The various components classes are instantiated and connected to each other thereby
constituting the complete test bench. The environment can also contain a program that exe-
cutes the various initializes and executes the various components used, while implementing the
sequence of operation and the worst-case test execution test timeout condition.
Chapter 6
Results
The implementation of the restoring and non-restoring algorithm for square root computation
was successfully verified. Since the input was 16-bits the output bit with required in order to
achieve 0.001 resolution was confirmed to be 18-bits with 10-bits representing the fractional
portion of the calculated square root value. This gives the solution an effective resolution of 2−10
approximately 0.000977, which meets the system specification of at least 0.001 resolution. The
resolution of the result can be improved by adding additional computation stages to the system.
Functional coverage was used to ensure that the system has been tested for all possible input
values. The implemented functional coverage checks if all the bins corresponding to each pos-
sible input is set at least once before the test is terminated. This results in some of the inputs
being tested more often than others but all the inputs are tested at least once and system opera-
tion is verified for all the inputs. Below are the coverage report for non-restoring and restoring
algorithm.
Figure 6.1: Coverage Report for Restoring/Non-Restoring Algorithm
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Issues were faced while implementing the test bench for non-restoring algorithm and restor-
ing algorithm. In the test bench, a malfunction was detected in it’s operation which substantially
increased run-time and processing power required for the test bench evaluation. The root cause
of the problem was identified as incorrect interfacing between the hardware signals and the soft-
ware test bench. The looping statement introduced in the monitor to check at every edge of the
clock if the DUT output is identical to the model output was implemented without considering
synchronization with the clock. This resulted in the system evaluating an infinite loop between
clock edge events causing the system to stall indefinitely at the loop. This was resolved by
including an instruction to execute each iteration of the loop for each rising edge of the clock.
6.1 Non-Restoring
Cursor at TimeA and TimeB indicates that the clock period is 20 ns. The time taken to complete
the entire square root computation for a single input is 360 ns (TimeC - TimeA), thus the system
evaluates the 18 bit square root result in 18 clock cycles.
Figure 6.2: Pipeline Data flow for Non-Restoring Algorithm
The square root of the first input is provided after 18 clock cycles. It is observable that
the next input to the square root computational block is evaluated before the completion of the
previous input evaluation by the system, thus indicating the operation of the 18 stage pipelined
system design. Compared to the non-pipelined implementation, which would consume 18 clock
cycles per input evaluation , it is can be observed that, once the pipeline is filled, the system is
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Table 6.1: Logic Synthesis Results for Non_Restoring Algorithm
Parameter Pre-Scan Post-Scan
Total Cell Area 91293.04875 101455.2031
Number of Cells 3017 2905
Worst Case Timing 19.75 ns 19.75 ns
Total Dynamic Power 3.1607 mW 3.4971 mW
DFT Test Coverage - 100%
able to process a new data every clock cycle ., the system consumes on an average 1 clock cycle
per input. The pipelining thus increases the throughput by over 17 times of the non-pipelined
implementation
Figure 6.3: Data transition from Input to Output
The Non-Restoring algorithm implementation was synthesized using a 180 nm process de-
sign kit (PDK), results are shown in table 6.1.
6.2 Restoring
Cursor at TimeA and TimeB indicates that the clock period is 20 ns. The time taken to complete
the entire square root computation for a single input is 360ns (TimeC - TimeA), thus the system
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evaluates the 18 bit square root result in 18 clock cycles.
Figure 6.4: Pipeline Data flow for Restoring Algorithm
The square root of the first input is provided after 18 clock cycles. It is observable that
the next input to the square root computational block is evaluated before the completion of the
previous input evaluation by the system, thus indicating the operation of the 18 stage pipelined
system design. Compared to the non-pipelined implementation, which would consume 18 clock
cycles per input evaluation , it is can be observed that, once the pipeline is filled, the system is
able to process a new data every clock cycle ., the system consumes on an average 1 clock cycle
per input. The pipelining thus increases the throughput by over 17 times of the non-pipelined
implementation. The termination stage of the algorithm detects the polarity of the last partial
remainder and if required flip the last asserted quotient bit to 0.
Figure 6.5: Data transition from Input to Output
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Table 6.2: Logic Synthesis Results for Restoring Algorithm
Parameter Pre-Scan Post-Scan
Total Cell Area 93584.9385 103757.072
Number of Cells 2340 2284
Worst Case Timing 19.75 ns 19.75 ns
Total Dynamic Power 3.2308 mW 3.8427 mW
DFT Test Coverage - 100%
The Restoring algorithm implementation was synthesized using a 180 nm process design kit
(PDK), results are shown in table 6.2.
Chapter 7
Conclusion
The objective of the paper was to design a high-throughput implementation of a square root com-
putational core. A restoring and non-restoring approaches were considered for the design of the
core. The square root computation was implemented as a 18-stage pipeline which increases the
throughput of the system by 17 times compared to the non-pipelined implementation. It was
observed that the non-restoring approach required fewer hardware components compared to the
restoring algorithm but required more control and branching functions compared to the later.
Hence, the choice between restoring and non-restoring is a trade-off between hardware cost and
system complexity. The restoring algorithm can be further simplified by combining the remain-
der restoration operation with the new remainder computation. This would significantly reduce
the power consumption of the system by eliminating unnecessary signal transitions associated
with decision making based on data evaluated in the current execution cycle. The non-restoring
algorithm provides an accurate bit of the computed square root value per iterative stage. Thus,
the number of bits required would always correspond to the number of stages in the system. The
restoring algorithm returns a bit of the quotient which is checked only in the next stage of the
iteration. Hence, to determine n accurate bits we require n+1 stages with the last stage being a
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termination stage whose function is to identify if the determined quotient bit is correct and is in
compliance with the partial remainder obtained from the previous stage. Thus, an n-bit square
root computation using the restoring algorithm would require n+1 clock cycles for evaluation.
The described implementations have been verified using a SystemVerilog test bench which
generates random unconstrained vectors to test the operation of the restoring and non-restoring
algorithm. The square root reference model in the test bench which is used to determine the ex-
pected output value of the device under test and is generated from the standard Simulink library.
Using a reference model source reduced the possibility of wrong error detection and increased
the reliability of validation of the DUT. The implemented functional coverage ensured that all
possible inputs to the square root core have been evaluated before test is completed, ensuring that
the system operation is tested for all possible values in the input range. The implementation have
been synthesized in 180nm technology standard and a comparison of the two implementations
have been performed.
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I.1.1 Non-Restoring Algorithm Operation
1 / *
2 *
3 * D e s c r i p t i o n : Non−R e s t o r i n g A l g o r i t h m i m p l e m e n t a t i o n f o r
4 * Square−r o o t c o m p u t a t i o n f o r a s i n g l e s t a g e
5 *
6 * Author : Vyoma Sharma
7 *
8 * /
9 module S q r t S t a g e ( DI , QI , RI , DO, QO, RO) ;
10 p a r a m e t e r StageNum = 2 0 ;
11 i n p u t w i r e [ 1 5 : 0 ] DI ;
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12 i n p u t w i r e [ StageNum : 0 ] QI ;
13 i n p u t w i r e [2* StageNum : 0 ] RI ;
14 o u t p u t w i r e [ 1 5 : 0 ] DO;
15 o u t p u t w i r e [ StageNum : 0 ] QO;
16 o u t p u t w i r e [2* StageNum : 0 ] RO;
17 wi r e [2* StageNum : 0 ] r temp ;
18 wi r e c o n d i t i o n ;
19 a s s i g n r temp = {RI , DI [ 1 5 : 1 4 ] } ;
20 a s s i g n c o n d i t i o n = ( r temp >= {QI , 2 ’ b01 } ) ;
21 a s s i g n DO = {DI [ 1 3 : 0 ] , 2 ’ b00 } ;
22 a s s i g n RO = c o n d i t i o n ? r temp − {QI , 2 ’ b01 } : r temp ;
23 a s s i g n QO = c o n d i t i o n ? {QI , 1 ’ b1 } : {QI , 1 ’ b0 } ;
24 endmodule / / SQRTNRST
I.1.2 Non-Restoring Algorithm with Pipeline architecture
1 / *
2 *
3 * D e s c r i p t i o n : Non−R e s t o r i n g A l g o r i t h m i m p l e m e n t a t i o n
4 * f o r Square−r o o t c o m p u t a t i o n w i t h p i p e l i n e a r c h i t e c t u r e
5 *




10 ‘ d e f i n e t s c a l e ‘ t i m e s c a l e 1 ns / 1 ns
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11 module SQRTNRST (
12 c lk ,
13 r e s e t ,
14 DataIn ,
15 DataOut ,
16 tes t_mode ,
17 scan_ in0 ,
18 scan_en ,
19 s c a n _ o u t 0
20 ) ;
21 i n p u t
22 r e s e t , / / s y s t e m r e s e t
23 c l k ; / / s y s t e m c l o c k
24 i n p u t
25 scan_ in0 , / / t e s t scan mode da ta i n p u t
26 scan_en , / / t e s t scan mode e n a b l e
27 t e s t _ m o d e ; / / t e s t mode s e l e c t
28 o u t p u t
29 s c a n _ o u t 0 ; / / t e s t scan mode da ta o u t p u t
30 i n p u t
31 wi r e [ 1 5 : 0 ] D a t a I n ;
32 o u t p u t
33 r e g [ 1 8 : 0 ] DataOut ;
34 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 1
35 r e g [ 1 : 0 ] QI1 ;
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36 r e g [ 2 : 0 ] RI1 ;
37 r e g [ 1 5 : 0 ] DI1 ;
38 wi r e [ 1 5 : 0 ] DO1 ;
39 wi r e [ 1 : 0 ] QO1 ;
40 wi r e [ 2 : 0 ] RO1 ;
41 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 2
42 r e g [ 2 : 0 ] QI2 ;
43 r e g [ 4 : 0 ] RI2 ;
44 r e g [ 1 5 : 0 ] DI2 ;
45 wi r e [ 1 5 : 0 ] DO2 ;
46 wi r e [ 2 : 0 ] QO2 ;
47 wi r e [ 4 : 0 ] RO2 ;
48 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 3
49 r e g [ 3 : 0 ] QI3 ;
50 r e g [ 6 : 0 ] RI3 ;
51 r e g [ 1 5 : 0 ] DI3 ;
52 wi r e [ 1 5 : 0 ] DO3 ;
53 wi r e [ 3 : 0 ] QO3 ;
54 wi r e [ 6 : 0 ] RO3 ;
55 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 4
56 r e g [ 4 : 0 ] QI4 ;
57 r e g [ 8 : 0 ] RI4 ;
58 r e g [ 1 5 : 0 ] DI4 ;
59 wi r e [ 1 5 : 0 ] DO4 ;
60 wi r e [ 4 : 0 ] QO4 ;
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61 wi r e [ 8 : 0 ] RO4 ;
62 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 5
63 r e g [ 5 : 0 ] QI5 ;
64 r e g [ 1 0 : 0 ] RI5 ;
65 r e g [ 1 5 : 0 ] DI5 ;
66 wi r e [ 1 5 : 0 ] DO5 ;
67 wi r e [ 5 : 0 ] QO5 ;
68 wi r e [ 1 0 : 0 ] RO5 ;
69 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 6
70 r e g [ 6 : 0 ] QI6 ;
71 r e g [ 1 2 : 0 ] RI6 ;
72 r e g [ 1 5 : 0 ] DI6 ;
73 wi r e [ 1 5 : 0 ] DO6 ;
74 wi r e [ 6 : 0 ] QO6 ;
75 wi r e [ 1 2 : 0 ] RO6 ;
76 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 7
77 r e g [ 7 : 0 ] QI7 ;
78 r e g [ 1 4 : 0 ] RI7 ;
79 r e g [ 1 5 : 0 ] DI7 ;
80 wi r e [ 1 5 : 0 ] DO7 ;
81 wi r e [ 7 : 0 ] QO7 ;
82 wi r e [ 1 4 : 0 ] RO7 ;
83 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 8
84 r e g [ 8 : 0 ] QI8 ;
85 r e g [ 1 6 : 0 ] RI8 ;
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86 r e g [ 1 5 : 0 ] DI8 ;
87 wi r e [ 1 5 : 0 ] DO8 ;
88 wi r e [ 8 : 0 ] QO8 ;
89 wi r e [ 1 6 : 0 ] RO8 ;
90 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 9
91 r e g [ 9 : 0 ] QI9 ;
92 r e g [ 1 8 : 0 ] RI9 ;
93 r e g [ 1 5 : 0 ] DI9 ;
94 wi r e [ 1 5 : 0 ] DO9 ;
95 wi r e [ 9 : 0 ] QO9 ;
96 wi r e [ 1 8 : 0 ] RO9 ;
97 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 10
98 r e g [ 1 0 : 0 ] QI10 ;
99 r e g [ 2 0 : 0 ] RI10 ;
100 r e g [ 1 5 : 0 ] DI10 ;
101 wi r e [ 1 5 : 0 ] DO10 ;
102 wi r e [ 1 0 : 0 ] QO10 ;
103 wi r e [ 2 0 : 0 ] RO10 ;
104 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 11
105 r e g [ 1 1 : 0 ] QI11 ;
106 r e g [ 2 2 : 0 ] RI11 ;
107 r e g [ 1 5 : 0 ] DI11 ;
108 wi r e [ 1 5 : 0 ] DO11 ;
109 wi r e [ 1 1 : 0 ] QO11 ;
110 wi r e [ 2 2 : 0 ] RO11 ;
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111 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 12
112 r e g [ 1 2 : 0 ] QI12 ;
113 r e g [ 2 4 : 0 ] RI12 ;
114 r e g [ 1 5 : 0 ] DI12 ;
115 wi r e [ 1 5 : 0 ] DO12 ;
116 wi r e [ 1 2 : 0 ] QO12 ;
117 wi r e [ 2 4 : 0 ] RO12 ;
118 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 13
119 r e g [ 1 3 : 0 ] QI13 ;
120 r e g [ 2 6 : 0 ] RI13 ;
121 r e g [ 1 5 : 0 ] DI13 ;
122 wi r e [ 1 5 : 0 ] DO13 ;
123 wi r e [ 1 3 : 0 ] QO13 ;
124 wi r e [ 2 6 : 0 ] RO13 ;
125 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 14
126 r e g [ 1 4 : 0 ] QI14 ;
127 r e g [ 2 8 : 0 ] RI14 ;
128 r e g [ 1 5 : 0 ] DI14 ;
129 wi r e [ 1 5 : 0 ] DO14 ;
130 wi r e [ 1 4 : 0 ] QO14 ;
131 wi r e [ 2 8 : 0 ] RO14 ;
132 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 15
133 r e g [ 1 5 : 0 ] QI15 ;
134 r e g [ 3 0 : 0 ] RI15 ;
135 r e g [ 1 5 : 0 ] DI15 ;
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136 wi r e [ 1 5 : 0 ] DO15 ;
137 wi r e [ 1 5 : 0 ] QO15 ;
138 wi r e [ 3 0 : 0 ] RO15 ;
139 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 16
140 r e g [ 1 6 : 0 ] QI16 ;
141 r e g [ 3 2 : 0 ] RI16 ;
142 r e g [ 1 5 : 0 ] DI16 ;
143 wi r e [ 1 5 : 0 ] DO16 ;
144 wi r e [ 1 6 : 0 ] QO16 ;
145 wi r e [ 3 2 : 0 ] RO16 ;
146 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 17
147 r e g [ 1 7 : 0 ] QI17 ;
148 r e g [ 3 4 : 0 ] RI17 ;
149 r e g [ 1 5 : 0 ] DI17 ;
150 wi r e [ 1 5 : 0 ] DO17 ;
151 wi r e [ 1 7 : 0 ] QO17 ;
152 wi r e [ 3 4 : 0 ] RO17 ;
153 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 18
154 r e g [ 1 8 : 0 ] QI18 ;
155 r e g [ 3 6 : 0 ] RI18 ;
156 r e g [ 1 5 : 0 ] DI18 ;
157 wi r e [ 1 5 : 0 ] DO18 ;
158 wi r e [ 1 8 : 0 ] QO18 ;
159 wi r e [ 3 6 : 0 ] RO18 ;
160 S q r t S t a g e # ( 1 ) S t ag e1 (
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161 . DI ( DI1 ) ,
162 . QI ( QI1 ) ,
163 . RI ( RI1 ) ,
164 .DO(DO1) ,
165 .QO(QO1) ,
166 .RO(RO1) ) ;
167 S q r t S t a g e # ( 2 ) S t ag e2 (
168 . DI ( DI2 ) ,
169 . QI ( QI2 ) ,
170 . RI ( RI2 ) ,
171 .DO(DO2) ,
172 .QO(QO2) ,
173 .RO(RO2) ) ;
174 S q r t S t a g e # ( 3 ) S t ag e3 (
175 . DI ( DI3 ) ,
176 . QI ( QI3 ) ,
177 . RI ( RI3 ) ,
178 .DO(DO3) ,
179 .QO(QO3) ,
180 .RO(RO3) ) ;
181 S q r t S t a g e # ( 4 ) S t ag e4 (
182 . DI ( DI4 ) ,
183 . QI ( QI4 ) ,
184 . RI ( RI4 ) ,
185 .DO(DO4) ,
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186 .QO(QO4) ,
187 .RO(RO4) ) ;
188 S q r t S t a g e # ( 5 ) S t ag e5 (
189 . DI ( DI5 ) ,
190 . QI ( QI5 ) ,
191 . RI ( RI5 ) ,
192 .DO(DO5) ,
193 .QO(QO5) ,
194 .RO(RO5) ) ;
195 S q r t S t a g e # ( 6 ) S t ag e6 (
196 . DI ( DI6 ) ,
197 . QI ( QI6 ) ,
198 . RI ( RI6 ) ,
199 .DO(DO6) ,
200 .QO(QO6) ,
201 .RO(RO6) ) ;
202 S q r t S t a g e # ( 7 ) S t ag e7 (
203 . DI ( DI7 ) ,
204 . QI ( QI7 ) ,
205 . RI ( RI7 ) ,
206 .DO(DO7) ,
207 .QO(QO7) ,
208 .RO(RO7) ) ;
209 S q r t S t a g e # ( 8 ) S t ag e8 (
210 . DI ( DI8 ) ,
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211 . QI ( QI8 ) ,
212 . RI ( RI8 ) ,
213 .DO(DO8) ,
214 .QO(QO8) ,
215 .RO(RO8) ) ;
216 S q r t S t a g e # ( 9 ) S t ag e9 (
217 . DI ( DI9 ) ,
218 . QI ( QI9 ) ,
219 . RI ( RI9 ) ,
220 .DO(DO9) ,
221 .QO(QO9) ,
222 .RO(RO9) ) ;
223 S q r t S t a g e # ( 1 0 ) S tage10 (
224 . DI ( DI10 ) ,
225 . QI ( QI10 ) ,
226 . RI ( RI10 ) ,
227 .DO(DO10) ,
228 .QO(QO10) ,
229 .RO( RO10 ) ) ;
230 S q r t S t a g e # ( 1 1 ) S tage11 (
231 . DI ( DI11 ) ,
232 . QI ( QI11 ) ,
233 . RI ( RI11 ) ,
234 .DO(DO11) ,
235 .QO(QO11) ,
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236 .RO( RO11 ) ) ;
237 S q r t S t a g e # ( 1 2 ) S tage12 (
238 . DI ( DI12 ) ,
239 . QI ( QI12 ) ,
240 . RI ( RI12 ) ,
241 .DO(DO12) ,
242 .QO(QO12) ,
243 .RO( RO12 ) ) ;
244 S q r t S t a g e # ( 1 3 ) S tage13 (
245 . DI ( DI13 ) ,
246 . QI ( QI13 ) ,
247 . RI ( RI13 ) ,
248 .DO(DO13) ,
249 .QO(QO13) ,
250 .RO( RO13 ) ) ;
251 S q r t S t a g e # ( 1 4 ) S tage14 (
252 . DI ( DI14 ) ,
253 . QI ( QI14 ) ,
254 . RI ( RI14 ) ,
255 .DO(DO14) ,
256 .QO(QO14) ,
257 .RO( RO14 ) ) ;
258 S q r t S t a g e # ( 1 5 ) S tage15 (
259 . DI ( DI15 ) ,
260 . QI ( QI15 ) ,
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261 . RI ( RI15 ) ,
262 .DO(DO15) ,
263 .QO(QO15) ,
264 .RO( RO15 ) ) ;
265 S q r t S t a g e # ( 1 6 ) S tage16 (
266 . DI ( DI16 ) ,
267 . QI ( QI16 ) ,
268 . RI ( RI16 ) ,
269 .DO(DO16) ,
270 .QO(QO16) ,
271 .RO( RO16 ) ) ;
272 S q r t S t a g e # ( 1 7 ) S tage17 (
273 . DI ( DI17 ) ,
274 . QI ( QI17 ) ,
275 . RI ( RI17 ) ,
276 .DO(DO17) ,
277 .QO(QO17) ,
278 .RO( RO17 ) ) ;
279 S q r t S t a g e # ( 1 8 ) S tage18 (
280 . DI ( DI18 ) ,
281 . QI ( QI18 ) ,
282 . RI ( RI18 ) ,
283 .DO(DO18) ,
284 .QO(QO18) ,
285 .RO( RO18 ) ) ;
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286 a lways @( posedge c lk , posedge r e s e t ) b e g i n
287 i f ( r e s e t == 1 ’ b1 ) b e g i n
288 DataOut <= 0 ;
289 QI1 <= ’ b0 ;
290 RI1 <= ’ b0 ;
291 DI1 <= ’ b0 ;
292 DI2 <= ’ b0 ;
293 QI2 <= ’ b0 ; / / Q u o t i e n t I n p u t
294 RI2 <= ’ b0 ; / / Remainder I n p u t
295 QI3 <= ’ b0 ;
296 RI3 <= ’ b0 ;
297 DI3 <= ’ b0 ;
298 QI4 <= ’ b0 ;
299 RI4 <= ’ b0 ;
300 DI4 <= ’ b0 ;
301 QI5 <= ’ b0 ;
302 RI5 <= ’ b0 ;
303 DI5 <= ’ b0 ;
304 QI6 <= ’ b0 ;
305 RI6 <= ’ b0 ;
306 DI6 <= ’ b0 ;
307 QI7 <= ’ b0 ;
308 RI7 <= ’ b0 ;
309 DI7 <= ’ b0 ;
310 QI8 <= ’ b0 ;
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311 RI8 <= ’ b0 ;
312 DI8 <= ’ b0 ;
313 QI9 <= ’ b0 ;
314 RI9 <= ’ b0 ;
315 DI9 <= ’ b0 ;
316 QI10 <= ’ b0 ;
317 RI10 <= ’ b0 ;
318 DI10 <= ’ b0 ;
319 QI11 <= ’ b0 ;
320 RI11 <= ’ b0 ;
321 DI11 <= ’ b0 ;
322 QI12 <= ’ b0 ;
323 RI12 <= ’ b0 ;
324 DI12 <= ’ b0 ;
325 QI13 <= ’ b0 ;
326 RI13 <= ’ b0 ;
327 DI13 <= ’ b0 ;
328 QI14 <= ’ b0 ;
329 RI14 <= ’ b0 ;
330 DI14 <= ’ b0 ;
331 QI15 <= ’ b0 ;
332 RI15 <= ’ b0 ;
333 DI15 <= ’ b0 ;
334 QI16 <= ’ b0 ;
335 RI16 <= ’ b0 ;
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336 DI16 <= ’ b0 ;
337 QI17 <= ’ b0 ;
338 RI17 <= ’ b0 ;
339 DI17 <= ’ b0 ;
340 QI18 <= ’ b0 ;
341 RI18 <= ’ b0 ;
342 DI18 <= ’ b0 ;
343 end e l s e b e g i n
344 QI1 <= 1 ’ b0 ;
345 RI1 <= 2 ’ b00 ;
346 DI1 <= D a t a I n ;
347 / / Data Handoff t o S t a g e 2
348 QI2 <= QO1 ;
349 RI2 <= RO1 ;
350 DI2 <= DO1 ;
351 / / Data Handoff t o S t a g e 3
352 QI3 <= QO2 ;
353 RI3 <= RO2 ;
354 DI3 <= DO2 ;
355 / / Data Handoff t o S t a g e 4
356 QI4 <= QO3 ;
357 RI4 <= RO3 ;
358 DI4 <= DO3 ;
359 / / Data Handoff t o S t a g e 5
360 QI5 <= QO4 ;
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361 RI5 <= RO4 ;
362 DI5 <= DO4 ;
363 / / Data Handoff t o S t a g e 6
364 QI6 <= QO5 ;
365 RI6 <= RO5 ;
366 DI6 <= DO5 ;
367 / / Data Handoff t o S t a g e 7
368 QI7 <= QO6 ;
369 RI7 <= RO6 ;
370 DI7 <= DO6 ;
371 / / Data Handoff t o S t a g e 8
372 QI8 <= QO7 ;
373 RI8 <= RO7 ;
374 DI8 <= DO7 ;
375 / / Data Handoff t o S t a g e 9
376 QI9 <= QO8 ;
377 RI9 <= RO8 ;
378 DI9 <= DO8 ;
379 / / Data Handoff t o S t a g e 10
380 QI10 <= QO9 ;
381 RI10 <= RO9 ;
382 DI10 <= DO9 ;
383 / / Data Handoff t o S t a g e 11
384 QI11 <= QO10 ;
385 RI11 <= RO10 ;
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386 DI11 <= DO10 ;
387 / / Data Handoff t o S t a g e 12
388 QI12 <= QO11 ;
389 RI12 <= RO11 ;
390 DI12 <= DO11 ;
391 / / Data Handoff t o S t a g e 13
392 QI13 <= QO12 ;
393 RI13 <= RO12 ;
394 DI13 <= DO12 ;
395 / / Data Handoff t o S t a g e 14
396 QI14 <= QO13 ;
397 RI14 <= RO13 ;
398 DI14 <= DO13 ;
399 / / Data Handoff t o S t a g e 15
400 QI15 <= QO14 ;
401 RI15 <= RO14 ;
402 DI15 <= DO14 ;
403 / / Data Handoff t o S t a g e 16
404 QI16 <= QO15 ;
405 RI16 <= RO15 ;
406 DI16 <= DO15 ;
407 / / Data Handoff t o S t a g e 17
408 QI17 <= QO16 ;
409 RI17 <= RO16 ;
410 DI17 <= DO16 ;
I.1 Non-restoring Algorithm 56
411 / / Data Handoff t o S t a g e 18
412 QI18 <= QO17 ;
413 RI18 <= RO17 ;
414 DI18 <= DO17 ;
415 DataOut = QO18 ;
416 end
417 end
418 endmodule / / SQRTNRST
I.1.3 Environment
1 / *
2 * D e s c r i p t i o n : Pa re n t c l a s s which c o n t a i n s t h e
3 * i n s t a n c e s o f t h e t e s t bench component .
4 *




9 c l a s s e n v i r o n m e n t ;
10 d r i v e r d r v r ;
11 s c o r e b o a r d sb ;
12 m o n i t o r mntr ;
13 f u n c t i o n new ( v i r t u a l i n t f in t fva lDUT , v i r t u a l i n t f
i n t f v a l M o d e l ) ;
14 sb = new ( ) ;
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15 d r v r = new ( in t fva lDUT , i n t f v a l M o d e l , sb ) ;
16 mntr = new ( in t fva lDUT , i n t f v a l M o d e l , sb ) ;
17 f o r k
18 mntr . check ( ) ;
19 mntr . cov_check ( ) ;
20 j o i n _ n o n e
21 e n d f u n c t i o n
22
23 e n d c l a s s
I.1.4 Driver
1 / *
2 * D e s c r i p t i o n : D r i v e r r e a d s t h e random v a r i a b l e
3 * from t h e s t i m u l u s and g i v e s i t t o t h e model .
4 * I t r e a d s t h e v a l u e from s t i m u l u s and w r i t e s
5 * t h e da ta i n DUT based on c l o c k .
6 *




11 c l a s s d r i v e r ;
12
13 s t i m u l u s s t i ;
14 s c o r e b o a r d sb ;
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15 v i r t u a l i n t f intf_DUT ;
16
17 v i r t u a l i n t f i n t f _ m o d e l ;
18
19 f u n c t i o n new ;
20 i n p u t v i r t u a l i n t f intf_DUT ;
21 i n p u t v i r t u a l i n t f i n t f _ m o d e l ;
22 i n p u t s c o r e b o a r d sb ;
23 b e g i n
24 t h i s . intf_DUT = intf_DUT ;
25 t h i s . i n t f _ m o d e l = i n t f _ m o d e l ;
26 t h i s . sb = sb ;
27 t h i s . s t i = new ( ) ;
28 end
29
30 e n d f u n c t i o n
31
32 t a s k r e s e t ( ) ;
33
34 intf_DUT . D a t a I n = 0 ;
35 i n t f _ m o d e l . D a t a I n = 0 ;
36 @ ( negedge intf_DUT . c l k ) ;
37 intf_DUT . r e s e t = 0 ;
38 i n t f _ m o d e l . r e s e t = 0 ;
39 @ ( negedge intf_DUT . c l k ) ;
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40 intf_DUT . r e s e t = 1 ;
41 i n t f _ m o d e l . r e s e t = 1 ;
42 @ ( negedge intf_DUT . c l k ) ;
43 intf_DUT . r e s e t = 0 ;
44 i n t f _ m o d e l . r e s e t = 0 ;
45
46 e n d t a s k
47
48 t a s k d r i v e ( i n p u t i n t e g e r i t e r a t i o n ) ;
49 i n t l o c ;
50 r e p e a t ( i t e r a t i o n ) b e g i n
51 l o c = s t i . r andomize ( ) ;
52 @( negedge intf_DUT . c l k ) ;
53 intf_DUT . D a t a I n = s t i . d a t a ;




58 e n d t a s k




3 * F i l e Name : h d l s r c \ model \ model . v
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4 *
5 * Genera ted by MATLAB 9 . 2 and HDL Coder 3 . 1 0
6 *
7 *
8 * −− −−−−−−−−−−−−−−−−−−−−−−−−−−−−−
9 * −− Rate and C l o c k i n g D e t a i l s
10 * −− −−−−−−−−−−−−−−−−−−−−−−−−−−−−−
11 * Model base r a t e : 0 . 2





17 * Module : model
18 * Source Path : model




23 ( c lk ,
24 r e s e t ,
25 DataIn ,
26 DataOut ) ;
27 i n p u t c l k ;
28 i n p u t r e s e t ;
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29 i n p u t [ 1 5 : 0 ] D a t a I n ; / / u i n t 1 6
30 o u t p u t [ 1 8 : 0 ] DataOut ; / / u f i x19_En10
31 r e g [ 1 5 : 0 ] De lay_ reg [ 0 : 1 8 ] ; / / u f i x 1 6 [18]
32 wi r e [ 1 5 : 0 ] D e l a y _ r e g _ n e x t [ 0 : 1 8 ] ; / / u f i x 1 6 [18]
33 wi r e [ 1 5 : 0 ] De lay_ou t1 ; / / u i n t 1 6
34 wi r e [ 1 8 : 0 ] S q r t _ o u t 1 ; / / u f i x19_En10
35 a lways @( posedge c l k o r posedge r e s e t )
36 b e g i n : D e l a y _ p r o c e s s
37 i f ( r e s e t == 1 ’ b1 ) b e g i n
38 De lay_ reg [ 0 ] <= 16 ’ b0000000000000000 ;
39 De lay_ reg [ 1 ] <= 16 ’ b0000000000000000 ;
40 De lay_ reg [ 2 ] <= 16 ’ b0000000000000000 ;
41 De lay_ reg [ 3 ] <= 16 ’ b0000000000000000 ;
42 De lay_ reg [ 4 ] <= 16 ’ b0000000000000000 ;
43 De lay_ reg [ 5 ] <= 16 ’ b0000000000000000 ;
44 De lay_ reg [ 6 ] <= 16 ’ b0000000000000000 ;
45 De lay_ reg [ 7 ] <= 16 ’ b0000000000000000 ;
46 De lay_ reg [ 8 ] <= 16 ’ b0000000000000000 ;
47 De lay_ reg [ 9 ] <= 16 ’ b0000000000000000 ;
48 De lay_ reg [ 1 0 ] <= 16 ’ b0000000000000000 ;
49 De lay_ reg [ 1 1 ] <= 16 ’ b0000000000000000 ;
50 De lay_ reg [ 1 2 ] <= 16 ’ b0000000000000000 ;
51 De lay_ reg [ 1 3 ] <= 16 ’ b0000000000000000 ;
52 De lay_ reg [ 1 4 ] <= 16 ’ b0000000000000000 ;
53 De lay_ reg [ 1 5 ] <= 16 ’ b0000000000000000 ;
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54 De lay_ reg [ 1 6 ] <= 16 ’ b0000000000000000 ;
55 De lay_ reg [ 1 7 ] <= 16 ’ b0000000000000000 ;
56 De lay_ reg [ 1 8 ] <= 16 ’ b0000000000000000 ;
57 end
58 e l s e b e g i n
59 De lay_ reg [ 0 ] <= D e l a y _ r e g _ n e x t [ 0 ] ;
60 De lay_ reg [ 1 ] <= D e l a y _ r e g _ n e x t [ 1 ] ;
61 De lay_ reg [ 2 ] <= D e l a y _ r e g _ n e x t [ 2 ] ;
62 De lay_ reg [ 3 ] <= D e l a y _ r e g _ n e x t [ 3 ] ;
63 De lay_ reg [ 4 ] <= D e l a y _ r e g _ n e x t [ 4 ] ;
64 De lay_ reg [ 5 ] <= D e l a y _ r e g _ n e x t [ 5 ] ;
65 De lay_ reg [ 6 ] <= D e l a y _ r e g _ n e x t [ 6 ] ;
66 De lay_ reg [ 7 ] <= D e l a y _ r e g _ n e x t [ 7 ] ;
67 De lay_ reg [ 8 ] <= D e l a y _ r e g _ n e x t [ 8 ] ;
68 De lay_ reg [ 9 ] <= D e l a y _ r e g _ n e x t [ 9 ] ;
69 De lay_ reg [ 1 0 ] <= D e l a y _ r e g _ n e x t [ 1 0 ] ;
70 De lay_ reg [ 1 1 ] <= D e l a y _ r e g _ n e x t [ 1 1 ] ;
71 De lay_ reg [ 1 2 ] <= D e l a y _ r e g _ n e x t [ 1 2 ] ;
72 De lay_ reg [ 1 3 ] <= D e l a y _ r e g _ n e x t [ 1 3 ] ;
73 De lay_ reg [ 1 4 ] <= D e l a y _ r e g _ n e x t [ 1 4 ] ;
74 De lay_ reg [ 1 5 ] <= D e l a y _ r e g _ n e x t [ 1 5 ] ;
75 De lay_ reg [ 1 6 ] <= D e l a y _ r e g _ n e x t [ 1 6 ] ;
76 De lay_ reg [ 1 7 ] <= D e l a y _ r e g _ n e x t [ 1 7 ] ;
77 De lay_ reg [ 1 8 ] <= D e l a y _ r e g _ n e x t [ 1 8 ] ;
78 end
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79 end
80 a s s i g n De lay_ou t1 = De lay_ reg [ 1 8 ] ;
81 a s s i g n D e l a y _ r e g _ n e x t [ 0 ] = D a t a I n ;
82 a s s i g n D e l a y _ r e g _ n e x t [ 1 ] = De lay_ reg [ 0 ] ;
83 a s s i g n D e l a y _ r e g _ n e x t [ 2 ] = De lay_ reg [ 1 ] ;
84 a s s i g n D e l a y _ r e g _ n e x t [ 3 ] = De lay_ reg [ 2 ] ;
85 a s s i g n D e l a y _ r e g _ n e x t [ 4 ] = De lay_ reg [ 3 ] ;
86 a s s i g n D e l a y _ r e g _ n e x t [ 5 ] = De lay_ reg [ 4 ] ;
87 a s s i g n D e l a y _ r e g _ n e x t [ 6 ] = De lay_ reg [ 5 ] ;
88 a s s i g n D e l a y _ r e g _ n e x t [ 7 ] = De lay_ reg [ 6 ] ;
89 a s s i g n D e l a y _ r e g _ n e x t [ 8 ] = De lay_ reg [ 7 ] ;
90 a s s i g n D e l a y _ r e g _ n e x t [ 9 ] = De lay_ reg [ 8 ] ;
91 a s s i g n D e l a y _ r e g _ n e x t [ 1 0 ] = De lay_ reg [ 9 ] ;
92 a s s i g n D e l a y _ r e g _ n e x t [ 1 1 ] = De lay_ reg [ 1 0 ] ;
93 a s s i g n D e l a y _ r e g _ n e x t [ 1 2 ] = De lay_ reg [ 1 1 ] ;
94 a s s i g n D e l a y _ r e g _ n e x t [ 1 3 ] = De lay_ reg [ 1 2 ] ;
95 a s s i g n D e l a y _ r e g _ n e x t [ 1 4 ] = De lay_ reg [ 1 3 ] ;
96 a s s i g n D e l a y _ r e g _ n e x t [ 1 5 ] = De lay_ reg [ 1 4 ] ;
97 a s s i g n D e l a y _ r e g _ n e x t [ 1 6 ] = De lay_ reg [ 1 5 ] ;
98 a s s i g n D e l a y _ r e g _ n e x t [ 1 7 ] = De lay_ reg [ 1 6 ] ;
99 a s s i g n D e l a y _ r e g _ n e x t [ 1 8 ] = De lay_ reg [ 1 7 ] ;
100 S q r t u _ S q r t ( . d i n ( De lay_ou t1 ) , / / u i n t 1 6
101 . dou t ( S q r t _ o u t 1 ) / / u f i x19_En10
102 ) ;
103 a s s i g n DataOut = S q r t _ o u t 1 ;
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104 endmodule / / model
I.1.6 Monitor
1 / *
2 * D e s c r i p t i o n : Moni tor c h e c k s t h e r e s u l t from
3 * DUT w i t h t h e v a l u e s i n s c o r e b o a r d .
4 *
5 * Author : Vyoma Sharma
6 *
7 * /
8 c l a s s m o n i t o r ;
9 i n t e r r c o u n t ;
10 i n t c o u n t ;
11 s c o r e b o a r d sb ;
12 v i r t u a l i n t f intf_DUT ;
13 v i r t u a l i n t f i n t f _ m o d e l ;
14
15 c o v e r g r o u p inputcov@ ( negedge intf_DUT . c l k ) ;
16 I n p u t d a t a : c o v e r p o i n t intf_DUT . D a t a I n { o p t i o n . au to_bin_max =
65536 ;}
17 endgroup
18 f u n c t i o n new ( v i r t u a l i n t f intf_DUT , v i r t u a l i n t f i n t f _ m o d e l ,
s c o r e b o a r d sb ) ;
19 b e g i n
20 t h i s . intf_DUT = intf_DUT ;
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21 t h i s . i n t f _ m o d e l = i n t f _ m o d e l ;
22 t h i s . i n p u t c o v = new ( ) ;
23 t h i s . sb = sb ;
24 e r r c o u n t = 0 ;
25 c o u n t = 1 ;
26 end
27 e n d f u n c t i o n
28 t a s k check ( ) ;
29 f o r e v e r @ ( posedge intf_DUT . c l k ) b e g i n
30 i f ( i n t f _ m o d e l . DataOut === intf_DUT . DataOut ) b e g i n
31 end e l s e b e g i n
32 $ d i s p l a y ( " * ERROR * %t : Expec ted v a l u e : %h A c t u a l v a l u e :
33 %h " , $t ime , i n t f _ m o d e l . DataOut , intf_DUT . DataOut ) ;
34 e r r c o u n t = e r r c o u n t + 1 ;
35 end
36 end
37 e n d t a s k
38
39 t a s k cov_check ( ) ; b e g i n
40 whi le ( 1 ) b e g i n
41 @ ( posedge intf_DUT . c l k ) b e g i n
42 i f ( ( ( c o u n t ++) %32767) == 0) b e g i n
43 i f ( i n p u t c o v . g e t _ c o v e r a g e ( ) ==100) b e g i n
44 showcoverage ( ) ;
45 $ s t o p ;






51 e n d t a s k
52
53 t a s k showcoverage ( ) ;
54 $ d i s p l a y ( "COVERAGE REPORT" ) ;
55 $ d i s p l a y ( "DUT i n p u t c o v e r a g e :% f " , i n p u t c o v . g e t _ c o v e r a g e ( ) ) ;
56 $ d i s p l a y ( " D e t e c t e d E r r o r Count :% f " , e r r c o u n t ) ;
57 $ d i s p l a y ( "−−−−−−−−−−−−−−−−−−" ) ;
58 e n d t a s k
59 e n d c l a s s
I.1.7 Test Bench
1 / *
2 * D e s c r i p t i o n : I n t e r f a c e c o n t r o l s t h e
3 * e x e c u t i o n o f t h e s y s t e m
4 * Author : Vyoma Sharma
5 *
6 * /
7 program t e s t b e n c h ( i n t f intf_DUT , i n t f i n t f _ m o d e l ) ;
8
9 e n v i r o n m e n t env ;
I.2 Restoring Algorithm 67
10
11 i n i t i a l b e g i n
12
13 env = new ( intf_DUT , i n t f _ m o d e l ) ;
14
15 env . d r v r . r e s e t ( ) ;
16




I.2.1 Restoring Algorithm Operation
1 / *
2 *
3 * D e s c r i p t i o n : R e s t o r i n g A l g o r i t h m i m p l e m e n t a t i o n
4 * f o r Square−r o o t c o m p u t a t i o n f o r a s i n g l e s t a g e
5 *




10 module S q r t S t a g e ( DI , QI , RI ,DO,QO,RO) ;
11
I.2 Restoring Algorithm 68
12 p a r a m e t e r StageNum = 2 0 ;
13
14 i n p u t w i r e [ 1 5 : 0 ] DI ;
15 i n p u t w i r e [ StageNum : 0 ] QI ;
16 i n p u t w i r e [2* StageNum : 0 ] RI ;
17 o u t p u t w i r e [ 1 5 : 0 ] DO;
18 o u t p u t w i r e [ StageNum : 0 ] QO;
19 o u t p u t w i r e [2* StageNum : 0 ] RO;
20
21 wi r e c o n d i t i o n ;
22 wi r e [2* StageNum : 0 ] r R e s t d ;
23 wi r e [ StageNum : 0 ] qRes td ;
24
25 / / R e s t o r i n g O p e r a t i o n
26 a s s i g n c o n d i t i o n = RI >> (2* StageNum−2) ;
27 a s s i g n qRes td = c o n d i t i o n ? {QI [ StageNum : 1 ] , 1 ’ b0 } : QI ;
28 a s s i g n r R e s t d = c o n d i t i o n ? RI + { qRestd , 1 ’ b1 } : RI ;
29
30 / / R e s t o f a l g o r i t h m f o r u n c o n d i t i o n a l s u b t r a c t f o r qn = 1 ’ b1
31 a s s i g n DO = {DI [ 1 3 : 0 ] , 2 ’ b00 } ;
32 a s s i g n RO = { rRes td , DI [ 1 5 : 1 4 ] } − { qRestd , 2 ’ b01 } ;
33 a s s i g n QO = { qRestd , 1 ’ b1 } ;
34 endmodule / / SQRTRST
I.2.2 Non-Restoring Algorithm with Pipeline architecture
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1 / *
2 *
3 * D e s c r i p t i o n : R e s t o r i n g A l g o r i t h m i m p l e m e n t a t i o n
4 * f o r Square−r o o t c o m p u t a t i o n w i t h p i p e l i n e a r c h i t e c t u r e
5 *
6 * Author : Vyoma Sharma
7 *
8 * /
9 ‘ d e f i n e t s c a l e ‘ t i m e s c a l e 1 ns / 1 ns
10 module SQRTRST (
11 c lk ,
12 r e s e t ,
13 DataIn ,
14 DataOut ,
15 tes t_mode ,
16 scan_ in0 ,
17 scan_en ,
18 s c a n _ o u t 0
19 ) ;
20 i n p u t
21 r e s e t , / / s y s t e m r e s e t
22 c l k ; / / s y s t e m c l o c k
23 i n p u t
24 scan_ in0 , / / t e s t scan mode da ta i n p u t
25 scan_en , / / t e s t scan mode e n a b l e
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26 t e s t _ m o d e ; / / t e s t mode s e l e c t
27 o u t p u t
28 s c a n _ o u t 0 ; / / t e s t scan mode da ta o u t p u t
29 i n p u t
30 wi r e [ 1 5 : 0 ] D a t a I n ;
31 o u t p u t
32 r e g [ 1 8 : 0 ] DataOut ;
33 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 1
34 r e g [ 1 : 0 ] QI1 ;
35 r e g [ 2 : 0 ] RI1 ;
36 r e g [ 1 5 : 0 ] DI1 ;
37 wi r e [ 1 5 : 0 ] DO1;
38 wi r e [ 1 : 0 ] QO1;
39 wi r e [ 2 : 0 ] RO1 ;
40 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 2
41 r e g [ 2 : 0 ] QI2 ;
42 r e g [ 4 : 0 ] RI2 ;
43 r e g [ 1 5 : 0 ] DI2 ;
44 wi r e [ 1 5 : 0 ] DO2;
45 wi r e [ 2 : 0 ] QO2;
46 wi r e [ 4 : 0 ] RO2 ;
47 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 3
48 r e g [ 3 : 0 ] QI3 ;
49 r e g [ 6 : 0 ] RI3 ;
50 r e g [ 1 5 : 0 ] DI3 ;
I.2 Restoring Algorithm 71
51 wi r e [ 1 5 : 0 ] DO3;
52 wi r e [ 3 : 0 ] QO3;
53 wi r e [ 6 : 0 ] RO3 ;
54 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 4
55 r e g [ 4 : 0 ] QI4 ;
56 r e g [ 8 : 0 ] RI4 ;
57 r e g [ 1 5 : 0 ] DI4 ;
58 wi r e [ 1 5 : 0 ] DO4;
59 wi r e [ 4 : 0 ] QO4;
60 wi r e [ 8 : 0 ] RO4 ;
61 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 5
62 r e g [ 5 : 0 ] QI5 ;
63 r e g [ 1 0 : 0 ] RI5 ;
64 r e g [ 1 5 : 0 ] DI5 ;
65 wi r e [ 1 5 : 0 ] DO5 ;
66 wi r e [ 5 : 0 ] QO5 ;
67 wi r e [ 1 0 : 0 ] RO5 ;
68 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 6
69 r e g [ 6 : 0 ] QI6 ;
70 r e g [ 1 2 : 0 ] RI6 ;
71 r e g [ 1 5 : 0 ] DI6 ;
72 wi r e [ 1 5 : 0 ] DO6 ;
73 wi r e [ 6 : 0 ] QO6 ;
74 wi r e [ 1 2 : 0 ] RO6 ;
75 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 7
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76 r e g [ 7 : 0 ] QI7 ;
77 r e g [ 1 4 : 0 ] RI7 ;
78 r e g [ 1 5 : 0 ] DI7 ;
79 wi r e [ 1 5 : 0 ] DO7 ;
80 wi r e [ 7 : 0 ] QO7 ;
81 wi r e [ 1 4 : 0 ] RO7 ;
82 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 8
83 r e g [ 8 : 0 ] QI8 ;
84 r e g [ 1 6 : 0 ] RI8 ;
85 r e g [ 1 5 : 0 ] DI8 ;
86 wi r e [ 1 5 : 0 ] DO8 ;
87 wi r e [ 8 : 0 ] QO8 ;
88 wi r e [ 1 6 : 0 ] RO8 ;
89 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 9
90 r e g [ 9 : 0 ] QI9 ;
91 r e g [ 1 8 : 0 ] RI9 ;
92 r e g [ 1 5 : 0 ] DI9 ;
93 wi r e [ 1 5 : 0 ] DO9 ;
94 wi r e [ 9 : 0 ] QO9 ;
95 wi r e [ 1 8 : 0 ] RO9 ;
96 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 10
97 r e g [ 1 0 : 0 ] QI10 ;
98 r e g [ 2 0 : 0 ] RI10 ;
99 r e g [ 1 5 : 0 ] DI10 ;
100 wi r e [ 1 5 : 0 ] DO10 ;
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101 wi r e [ 1 0 : 0 ] QO10 ;
102 wi r e [ 2 0 : 0 ] RO10 ;
103 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 11
104 r e g [ 1 1 : 0 ] QI11 ;
105 r e g [ 2 2 : 0 ] RI11 ;
106 r e g [ 1 5 : 0 ] DI11 ;
107 wi r e [ 1 5 : 0 ] DO11 ;
108 wi r e [ 1 1 : 0 ] QO11 ;
109 wi r e [ 2 2 : 0 ] RO11 ;
110 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 12
111 r e g [ 1 2 : 0 ] QI12 ;
112 r e g [ 2 4 : 0 ] RI12 ;
113 r e g [ 1 5 : 0 ] DI12 ;
114 wi r e [ 1 5 : 0 ] DO12 ;
115 wi r e [ 1 2 : 0 ] QO12 ;
116 wi r e [ 2 4 : 0 ] RO12 ;
117 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 13
118 r e g [ 1 3 : 0 ] QI13 ;
119 r e g [ 2 6 : 0 ] RI13 ;
120 r e g [ 1 5 : 0 ] DI13 ;
121 wi r e [ 1 5 : 0 ] DO13 ;
122 wi r e [ 1 3 : 0 ] QO13 ;
123 wi r e [ 2 6 : 0 ] RO13 ;
124 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 14
125 r e g [ 1 4 : 0 ] QI14 ;
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126 r e g [ 2 8 : 0 ] RI14 ;
127 r e g [ 1 5 : 0 ] DI14 ;
128 wi r e [ 1 5 : 0 ] DO14 ;
129 wi r e [ 1 4 : 0 ] QO14 ;
130 wi r e [ 2 8 : 0 ] RO14 ;
131 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 15
132 r e g [ 1 5 : 0 ] QI15 ;
133 r e g [ 3 0 : 0 ] RI15 ;
134 r e g [ 1 5 : 0 ] DI15 ;
135 wi r e [ 1 5 : 0 ] DO15 ;
136 wi r e [ 1 5 : 0 ] QO15 ;
137 wi r e [ 3 0 : 0 ] RO15 ;
138 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 16
139 r e g [ 1 6 : 0 ] QI16 ;
140 r e g [ 3 2 : 0 ] RI16 ;
141 r e g [ 1 5 : 0 ] DI16 ;
142 wi r e [ 1 5 : 0 ] DO16 ;
143 wi r e [ 1 6 : 0 ] QO16 ;
144 wi r e [ 3 2 : 0 ] RO16 ;
145 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 17
146 r e g [ 1 7 : 0 ] QI17 ;
147 r e g [ 3 4 : 0 ] RI17 ;
148 r e g [ 1 5 : 0 ] DI17 ;
149 wi r e [ 1 5 : 0 ] DO17 ;
150 wi r e [ 1 7 : 0 ] QO17 ;
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151 wi r e [ 3 4 : 0 ] RO17 ;
152 / / Loca l I n t e r c o n n e c t D e f i n i t i o n s f o r S t a g e 18
153 r e g [ 1 8 : 0 ] QI18 ;
154 r e g [ 3 6 : 0 ] RI18 ;
155 r e g [ 1 5 : 0 ] DI18 ;
156 wi r e [ 1 5 : 0 ] DO18 ;
157 wi r e [ 1 8 : 0 ] QO18 ;
158 wi r e [ 3 6 : 0 ] RO18 ;
159 S q r t S t a g e # ( 1 ) S t ag e1 (
160 . DI ( DI1 ) ,
161 . QI ( QI1 ) ,
162 . RI ( RI1 ) ,
163 .DO(DO1) ,
164 .QO(QO1) ,
165 .RO(RO1) ) ;
166 S q r t S t a g e # ( 2 ) S t ag e2 (
167 . DI ( DI2 ) ,
168 . QI ( QI2 ) ,
169 . RI ( RI2 ) ,
170 .DO(DO2) ,
171 .QO(QO2) ,
172 .RO(RO2) ) ;
173 S q r t S t a g e # ( 3 ) S t ag e3 (
174 . DI ( DI3 ) ,
175 . QI ( QI3 ) ,
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176 . RI ( RI3 ) ,
177 .DO(DO3) ,
178 .QO(QO3) ,
179 .RO(RO3) ) ;
180 S q r t S t a g e # ( 4 ) S t ag e4 (
181 . DI ( DI4 ) ,
182 . QI ( QI4 ) ,
183 . RI ( RI4 ) ,
184 .DO(DO4) ,
185 .QO(QO4) ,
186 .RO(RO4) ) ;
187 S q r t S t a g e # ( 5 ) S t ag e5 (
188 . DI ( DI5 ) ,
189 . QI ( QI5 ) ,
190 . RI ( RI5 ) ,
191 .DO(DO5) ,
192 .QO(QO5) ,
193 .RO(RO5) ) ;
194 S q r t S t a g e # ( 6 ) S t ag e6 (
195 . DI ( DI6 ) ,
196 . QI ( QI6 ) ,
197 . RI ( RI6 ) ,
198 .DO(DO6) ,
199 .QO(QO6) ,
200 .RO(RO6) ) ;
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201 S q r t S t a g e # ( 7 ) S t ag e7 (
202 . DI ( DI7 ) ,
203 . QI ( QI7 ) ,
204 . RI ( RI7 ) ,
205 .DO(DO7) ,
206 .QO(QO7) ,
207 .RO(RO7) ) ;
208 S q r t S t a g e # ( 8 ) S t ag e8 (
209 . DI ( DI8 ) ,
210 . QI ( QI8 ) ,
211 . RI ( RI8 ) ,
212 .DO(DO8) ,
213 .QO(QO8) ,
214 .RO(RO8) ) ;
215 S q r t S t a g e # ( 9 ) S t ag e9 (
216 . DI ( DI9 ) ,
217 . QI ( QI9 ) ,
218 . RI ( RI9 ) ,
219 .DO(DO9) ,
220 .QO(QO9) ,
221 .RO(RO9) ) ;
222 S q r t S t a g e # ( 1 0 ) S tage10 (
223 . DI ( DI10 ) ,
224 . QI ( QI10 ) ,
225 . RI ( RI10 ) ,
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226 .DO(DO10) ,
227 .QO(QO10) ,
228 .RO( RO10 ) ) ;
229 S q r t S t a g e # ( 1 1 ) S tage11 (
230 . DI ( DI11 ) ,
231 . QI ( QI11 ) ,
232 . RI ( RI11 ) ,
233 .DO(DO11) ,
234 .QO(QO11) ,
235 .RO( RO11 ) ) ;
236 S q r t S t a g e # ( 1 2 ) S tage12 (
237 . DI ( DI12 ) ,
238 . QI ( QI12 ) ,
239 . RI ( RI12 ) ,
240 .DO(DO12) ,
241 .QO(QO12) ,
242 .RO( RO12 ) ) ;
243 S q r t S t a g e # ( 1 3 ) S tage13 (
244 . DI ( DI13 ) ,
245 . QI ( QI13 ) ,
246 . RI ( RI13 ) ,
247 .DO(DO13) ,
248 .QO(QO13) ,
249 .RO( RO13 ) ) ;
250 S q r t S t a g e # ( 1 4 ) S tage14 (
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251 . DI ( DI14 ) ,
252 . QI ( QI14 ) ,
253 . RI ( RI14 ) ,
254 .DO(DO14) ,
255 .QO(QO14) ,
256 .RO( RO14 ) ) ;
257 S q r t S t a g e # ( 1 5 ) S tage15 (
258 . DI ( DI15 ) ,
259 . QI ( QI15 ) ,
260 . RI ( RI15 ) ,
261 .DO(DO15) ,
262 .QO(QO15) ,
263 .RO( RO15 ) ) ;
264 S q r t S t a g e # ( 1 6 ) S tage16 (
265 . DI ( DI16 ) ,
266 . QI ( QI16 ) ,
267 . RI ( RI16 ) ,
268 .DO(DO16) ,
269 .QO(QO16) ,
270 .RO( RO16 ) ) ;
271 S q r t S t a g e # ( 1 7 ) S tage17 (
272 . DI ( DI17 ) ,
273 . QI ( QI17 ) ,
274 . RI ( RI17 ) ,
275 .DO(DO17) ,
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276 .QO(QO17) ,
277 .RO( RO17 ) ) ;
278 S q r t S t a g e # ( 1 8 ) S tage18 (
279 . DI ( DI18 ) ,
280 . QI ( QI18 ) ,
281 . RI ( RI18 ) ,
282 .DO(DO18) ,
283 .QO(QO18) ,
284 .RO( RO18 ) ) ;
285 a lways @( posedge c lk , posedge r e s e t ) b e g i n
286 i f ( r e s e t == 1 ’ b1 ) b e g i n
287 DataOut <= 0 ;
288 QI1 <= ’ b0 ;
289 RI1 <= ’ b0 ;
290 DI1 <= ’ b0 ;
291 DI2 <= ’ b0 ;
292 QI2 <= ’ b0 ; / / Q u o t i e n t I n p u t
293 RI2 <= ’ b0 ; / / Remainder I n p u t
294 QI3 <= ’ b0 ;
295 RI3 <= ’ b0 ;
296 DI3 <= ’ b0 ;
297 QI4 <= ’ b0 ;
298 RI4 <= ’ b0 ;
299 DI4 <= ’ b0 ;
300 QI5 <= ’ b0 ;
I.2 Restoring Algorithm 81
301 RI5 <= ’ b0 ;
302 DI5 <= ’ b0 ;
303 QI6 <= ’ b0 ;
304 RI6 <= ’ b0 ;
305 DI6 <= ’ b0 ;
306 QI7 <= ’ b0 ;
307 RI7 <= ’ b0 ;
308 DI7 <= ’ b0 ;
309 QI8 <= ’ b0 ;
310 RI8 <= ’ b0 ;
311 DI8 <= ’ b0 ;
312 QI9 <= ’ b0 ;
313 RI9 <= ’ b0 ;
314 DI9 <= ’ b0 ;
315 QI10 <= ’ b0 ;
316 RI10 <= ’ b0 ;
317 DI10 <= ’ b0 ;
318 QI11 <= ’ b0 ;
319 RI11 <= ’ b0 ;
320 DI11 <= ’ b0 ;
321 QI12 <= ’ b0 ;
322 RI12 <= ’ b0 ;
323 DI12 <= ’ b0 ;
324 QI13 <= ’ b0 ;
325 RI13 <= ’ b0 ;
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326 DI13 <= ’ b0 ;
327 QI14 <= ’ b0 ;
328 RI14 <= ’ b0 ;
329 DI14 <= ’ b0 ;
330 QI15 <= ’ b0 ;
331 RI15 <= ’ b0 ;
332 DI15 <= ’ b0 ;
333 QI16 <= ’ b0 ;
334 RI16 <= ’ b0 ;
335 DI16 <= ’ b0 ;
336 QI17 <= ’ b0 ;
337 RI17 <= ’ b0 ;
338 DI17 <= ’ b0 ;
339 QI18 <= ’ b0 ;
340 RI18 <= ’ b0 ;
341 DI18 <= ’ b0 ;
342 end e l s e b e g i n
343 QI1 <= 1 ’ b0 ;
344 RI1 <= 2 ’ b00 ;
345 DI1 <= D a t a I n ;
346 / / Data Handoff t o S t a g e 2
347 QI2 <= QO1 ;
348 RI2 <= RO1 ;
349 DI2 <= DO1 ;
350 / / Data Handoff t o S t a g e 3
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351 QI3 <= QO2 ;
352 RI3 <= RO2 ;
353 DI3 <= DO2 ;
354 / / Data Handoff t o S t a g e 4
355 QI4 <= QO3 ;
356 RI4 <= RO3 ;
357 DI4 <= DO3 ;
358 / / Data Handoff t o S t a g e 5
359 QI5 <= QO4 ;
360 RI5 <= RO4 ;
361 DI5 <= DO4 ;
362 / / Data Handoff t o S t a g e 6
363 QI6 <= QO5 ;
364 RI6 <= RO5 ;
365 DI6 <= DO5 ;
366 / / Data Handoff t o S t a g e 7
367 QI7 <= QO6 ;
368 RI7 <= RO6 ;
369 DI7 <= DO6 ;
370 / / Data Handoff t o S t a g e 8
371 QI8 <= QO7 ;
372 RI8 <= RO7 ;
373 DI8 <= DO7 ;
374 / / Data Handoff t o S t a g e 9
375 QI9 <= QO8 ;
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376 RI9 <= RO8 ;
377 DI9 <= DO8 ;
378 / / Data Handoff t o S t a g e 10
379 QI10 <= QO9 ;
380 RI10 <= RO9 ;
381 DI10 <= DO9 ;
382 / / Data Handoff t o S t a g e 11
383 QI11 <= QO10 ;
384 RI11 <= RO10 ;
385 DI11 <= DO10 ;
386 / / Data Handoff t o S t a g e 12
387 QI12 <= QO11 ;
388 RI12 <= RO11 ;
389 DI12 <= DO11 ;
390 / / Data Handoff t o S t a g e 13
391 QI13 <= QO12 ;
392 RI13 <= RO12 ;
393 DI13 <= DO12 ;
394 / / Data Handoff t o S t a g e 14
395 QI14 <= QO13 ;
396 RI14 <= RO13 ;
397 DI14 <= DO13 ;
398 / / Data Handoff t o S t a g e 15
399 QI15 <= QO14 ;
400 RI15 <= RO14 ;
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401 DI15 <= DO14 ;
402 / / Data Handoff t o S t a g e 16
403 QI16 <= QO15 ;
404 RI16 <= RO15 ;
405 DI16 <= DO15 ;
406 / / Data Handoff t o S t a g e 17
407 QI17 <= QO16 ;
408 RI17 <= RO16 ;
409 DI17 <= DO16 ;
410 / / Data Handoff t o S t a g e 18
411 QI18 <= QO17 ;
412 RI18 <= RO17 ;
413 DI18 <= DO17 ;
414 DataOut = RO18 [ 3 4 ] ? QO18 − 1 ’ b1 : QO18 ;
415 end
416 end
417 endmodule / / SQRTNRST
I.2.3 Environment
1 / *
2 * D e s c r i p t i o n : Pa re n t c l a s s which c o n t a i n s t h e
3 * i n s t a n c e s o f t h e t e s t bench component .
4 *
5 * Author : Vyoma Sharma
6 *
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7 *
8 * /
9 c l a s s e n v i r o n m e n t ;
10 d r i v e r d r v r ;
11 s c o r e b o a r d sb ;
12 m o n i t o r mntr ;
13 f u n c t i o n new ( v i r t u a l i n t f in t fva lDUT , v i r t u a l i n t f
i n t f v a l M o d e l ) ;
14 sb = new ( ) ;
15 d r v r = new ( in t fva lDUT , i n t f v a l M o d e l , sb ) ;
16 mntr = new ( in t fva lDUT , i n t f v a l M o d e l , sb ) ;
17 f o r k
18 mntr . check ( ) ;
19 mntr . cov_check ( ) ;
20 j o i n _ n o n e
21 e n d f u n c t i o n
22
23 e n d c l a s s
I.2.4 Driver
1 / *
2 * D e s c r i p t i o n : D r i v e r r e a d s t h e random v a r i a b l e
3 * from t h e s t i m u l u s and g i v e s i t t o t h e model .
4 * I t r e a d s t h e v a l u e from s t i m u l u s and w r i t e s
5 * t h e da ta i n DUT based on c l o c k .
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6 *




11 c l a s s d r i v e r ;
12
13 s t i m u l u s s t i ;
14 s c o r e b o a r d sb ;
15 v i r t u a l i n t f intf_DUT ;
16
17 v i r t u a l i n t f i n t f _ m o d e l ;
18
19 f u n c t i o n new ;
20 i n p u t v i r t u a l i n t f intf_DUT ;
21 i n p u t v i r t u a l i n t f i n t f _ m o d e l ;
22 i n p u t s c o r e b o a r d sb ;
23 b e g i n
24 t h i s . intf_DUT = intf_DUT ;
25 t h i s . i n t f _ m o d e l = i n t f _ m o d e l ;
26 t h i s . sb = sb ;
27 t h i s . s t i = new ( ) ;
28 end
29
30 e n d f u n c t i o n
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31
32 t a s k r e s e t ( ) ;
33
34 intf_DUT . D a t a I n = 0 ;
35 i n t f _ m o d e l . D a t a I n = 0 ;
36 @ ( negedge intf_DUT . c l k ) ;
37 intf_DUT . r e s e t = 0 ;
38 i n t f _ m o d e l . r e s e t = 0 ;
39 @ ( negedge intf_DUT . c l k ) ;
40 intf_DUT . r e s e t = 1 ;
41 i n t f _ m o d e l . r e s e t = 1 ;
42 @ ( negedge intf_DUT . c l k ) ;
43 intf_DUT . r e s e t = 0 ;
44 i n t f _ m o d e l . r e s e t = 0 ;
45
46 e n d t a s k
47
48 t a s k d r i v e ( i n p u t i n t e g e r i t e r a t i o n ) ;
49 i n t l o c ;
50 r e p e a t ( i t e r a t i o n ) b e g i n
51 l o c = s t i . r andomize ( ) ;
52 @( negedge intf_DUT . c l k ) ;
53 intf_DUT . D a t a I n = s t i . d a t a ;
54 i n t f _ m o d e l . D a t a I n = s t i . d a t a ;
55
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56 end
57
58 e n d t a s k




3 * F i l e Name : h d l s r c \ model \ model . v
4 *
5 * Genera ted by MATLAB 9 . 2 and HDL Coder 3 . 1 0
6 *
7 *
8 * −− −−−−−−−−−−−−−−−−−−−−−−−−−−−−−
9 * −− Rate and C l o c k i n g D e t a i l s
10 * −− −−−−−−−−−−−−−−−−−−−−−−−−−−−−−
11 * Model base r a t e : 0 . 2





17 * Module : model
18 * Source Path : model
19 * H i e r a r c h y L e v e l : 0




23 ( c lk ,
24 r e s e t ,
25 DataIn ,
26 DataOut ) ;
27 i n p u t c l k ;
28 i n p u t r e s e t ;
29 i n p u t [ 1 5 : 0 ] D a t a I n ; / / u i n t 1 6
30 o u t p u t [ 1 8 : 0 ] DataOut ; / / u f i x19_En10
31 r e g [ 1 5 : 0 ] De lay_ reg [ 0 : 1 8 ] ; / / u f i x 1 6 [18]
32 wi r e [ 1 5 : 0 ] D e l a y _ r e g _ n e x t [ 0 : 1 8 ] ; / / u f i x 1 6 [18]
33 wi r e [ 1 5 : 0 ] De lay_ou t1 ; / / u i n t 1 6
34 wi r e [ 1 8 : 0 ] S q r t _ o u t 1 ; / / u f i x19_En10
35 a lways @( posedge c l k o r posedge r e s e t )
36 b e g i n : D e l a y _ p r o c e s s
37 i f ( r e s e t == 1 ’ b1 ) b e g i n
38 De lay_ reg [ 0 ] <= 16 ’ b0000000000000000 ;
39 De lay_ reg [ 1 ] <= 16 ’ b0000000000000000 ;
40 De lay_ reg [ 2 ] <= 16 ’ b0000000000000000 ;
41 De lay_ reg [ 3 ] <= 16 ’ b0000000000000000 ;
42 De lay_ reg [ 4 ] <= 16 ’ b0000000000000000 ;
43 De lay_ reg [ 5 ] <= 16 ’ b0000000000000000 ;
44 De lay_ reg [ 6 ] <= 16 ’ b0000000000000000 ;
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45 De lay_ reg [ 7 ] <= 16 ’ b0000000000000000 ;
46 De lay_ reg [ 8 ] <= 16 ’ b0000000000000000 ;
47 De lay_ reg [ 9 ] <= 16 ’ b0000000000000000 ;
48 De lay_ reg [ 1 0 ] <= 16 ’ b0000000000000000 ;
49 De lay_ reg [ 1 1 ] <= 16 ’ b0000000000000000 ;
50 De lay_ reg [ 1 2 ] <= 16 ’ b0000000000000000 ;
51 De lay_ reg [ 1 3 ] <= 16 ’ b0000000000000000 ;
52 De lay_ reg [ 1 4 ] <= 16 ’ b0000000000000000 ;
53 De lay_ reg [ 1 5 ] <= 16 ’ b0000000000000000 ;
54 De lay_ reg [ 1 6 ] <= 16 ’ b0000000000000000 ;
55 De lay_ reg [ 1 7 ] <= 16 ’ b0000000000000000 ;
56 De lay_ reg [ 1 8 ] <= 16 ’ b0000000000000000 ;
57 end
58 e l s e b e g i n
59 De lay_ reg [ 0 ] <= D e l a y _ r e g _ n e x t [ 0 ] ;
60 De lay_ reg [ 1 ] <= D e l a y _ r e g _ n e x t [ 1 ] ;
61 De lay_ reg [ 2 ] <= D e l a y _ r e g _ n e x t [ 2 ] ;
62 De lay_ reg [ 3 ] <= D e l a y _ r e g _ n e x t [ 3 ] ;
63 De lay_ reg [ 4 ] <= D e l a y _ r e g _ n e x t [ 4 ] ;
64 De lay_ reg [ 5 ] <= D e l a y _ r e g _ n e x t [ 5 ] ;
65 De lay_ reg [ 6 ] <= D e l a y _ r e g _ n e x t [ 6 ] ;
66 De lay_ reg [ 7 ] <= D e l a y _ r e g _ n e x t [ 7 ] ;
67 De lay_ reg [ 8 ] <= D e l a y _ r e g _ n e x t [ 8 ] ;
68 De lay_ reg [ 9 ] <= D e l a y _ r e g _ n e x t [ 9 ] ;
69 De lay_ reg [ 1 0 ] <= D e l a y _ r e g _ n e x t [ 1 0 ] ;
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70 De lay_ reg [ 1 1 ] <= D e l a y _ r e g _ n e x t [ 1 1 ] ;
71 De lay_ reg [ 1 2 ] <= D e l a y _ r e g _ n e x t [ 1 2 ] ;
72 De lay_ reg [ 1 3 ] <= D e l a y _ r e g _ n e x t [ 1 3 ] ;
73 De lay_ reg [ 1 4 ] <= D e l a y _ r e g _ n e x t [ 1 4 ] ;
74 De lay_ reg [ 1 5 ] <= D e l a y _ r e g _ n e x t [ 1 5 ] ;
75 De lay_ reg [ 1 6 ] <= D e l a y _ r e g _ n e x t [ 1 6 ] ;
76 De lay_ reg [ 1 7 ] <= D e l a y _ r e g _ n e x t [ 1 7 ] ;
77 De lay_ reg [ 1 8 ] <= D e l a y _ r e g _ n e x t [ 1 8 ] ;
78 end
79 end
80 a s s i g n De lay_ou t1 = De lay_ reg [ 1 8 ] ;
81 a s s i g n D e l a y _ r e g _ n e x t [ 0 ] = D a t a I n ;
82 a s s i g n D e l a y _ r e g _ n e x t [ 1 ] = De lay_ reg [ 0 ] ;
83 a s s i g n D e l a y _ r e g _ n e x t [ 2 ] = De lay_ reg [ 1 ] ;
84 a s s i g n D e l a y _ r e g _ n e x t [ 3 ] = De lay_ reg [ 2 ] ;
85 a s s i g n D e l a y _ r e g _ n e x t [ 4 ] = De lay_ reg [ 3 ] ;
86 a s s i g n D e l a y _ r e g _ n e x t [ 5 ] = De lay_ reg [ 4 ] ;
87 a s s i g n D e l a y _ r e g _ n e x t [ 6 ] = De lay_ reg [ 5 ] ;
88 a s s i g n D e l a y _ r e g _ n e x t [ 7 ] = De lay_ reg [ 6 ] ;
89 a s s i g n D e l a y _ r e g _ n e x t [ 8 ] = De lay_ reg [ 7 ] ;
90 a s s i g n D e l a y _ r e g _ n e x t [ 9 ] = De lay_ reg [ 8 ] ;
91 a s s i g n D e l a y _ r e g _ n e x t [ 1 0 ] = De lay_ reg [ 9 ] ;
92 a s s i g n D e l a y _ r e g _ n e x t [ 1 1 ] = De lay_ reg [ 1 0 ] ;
93 a s s i g n D e l a y _ r e g _ n e x t [ 1 2 ] = De lay_ reg [ 1 1 ] ;
94 a s s i g n D e l a y _ r e g _ n e x t [ 1 3 ] = De lay_ reg [ 1 2 ] ;
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95 a s s i g n D e l a y _ r e g _ n e x t [ 1 4 ] = De lay_ reg [ 1 3 ] ;
96 a s s i g n D e l a y _ r e g _ n e x t [ 1 5 ] = De lay_ reg [ 1 4 ] ;
97 a s s i g n D e l a y _ r e g _ n e x t [ 1 6 ] = De lay_ reg [ 1 5 ] ;
98 a s s i g n D e l a y _ r e g _ n e x t [ 1 7 ] = De lay_ reg [ 1 6 ] ;
99 a s s i g n D e l a y _ r e g _ n e x t [ 1 8 ] = De lay_ reg [ 1 7 ] ;
100 S q r t u _ S q r t ( . d i n ( De lay_ou t1 ) , / / u i n t 1 6
101 . dou t ( S q r t _ o u t 1 ) / / u f i x19_En10
102 ) ;
103 a s s i g n DataOut = S q r t _ o u t 1 ;




3 * F i l e Name : h d l s r c \ model \ model . v
4 *
5 * Genera ted by MATLAB 9 . 2 and HDL Coder 3 . 1 0
6 *
7 *
8 * −− −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
9 * −− Rate and C l o c k i n g D e t a i l s
10 * −− −−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−−
11 * Model base r a t e : 0 . 2
12 * T a r g e t s u b s y s t e m base r a t e : 0 . 2
13 *




17 * Module : model
18 * Source Path : model




23 ( c lk ,
24 r e s e t ,
25 DataIn ,
26 DataOut ) ;
27 i n p u t c l k ;
28 i n p u t r e s e t ;
29 i n p u t [ 1 5 : 0 ] D a t a I n ; / / u i n t 1 6
30 o u t p u t [ 1 8 : 0 ] DataOut ; / / u f i x19_En10
31 r e g [ 1 5 : 0 ] De lay_ reg [ 0 : 1 8 ] ; / / u f i x 1 6 [18]
32 wi r e [ 1 5 : 0 ] D e l a y _ r e g _ n e x t [ 0 : 1 8 ] ; / / u f i x 1 6 [18]
33 wi r e [ 1 5 : 0 ] De lay_ou t1 ; / / u i n t 1 6
34 wi r e [ 1 8 : 0 ] S q r t _ o u t 1 ; / / u f i x19_En10
35 a lways @( posedge c l k o r posedge r e s e t )
36 b e g i n : D e l a y _ p r o c e s s
37 i f ( r e s e t == 1 ’ b1 ) b e g i n
38 De lay_ reg [ 0 ] <= 16 ’ b0000000000000000 ;
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39 De lay_ reg [ 1 ] <= 16 ’ b0000000000000000 ;
40 De lay_ reg [ 2 ] <= 16 ’ b0000000000000000 ;
41 De lay_ reg [ 3 ] <= 16 ’ b0000000000000000 ;
42 De lay_ reg [ 4 ] <= 16 ’ b0000000000000000 ;
43 De lay_ reg [ 5 ] <= 16 ’ b0000000000000000 ;
44 De lay_ reg [ 6 ] <= 16 ’ b0000000000000000 ;
45 De lay_ reg [ 7 ] <= 16 ’ b0000000000000000 ;
46 De lay_ reg [ 8 ] <= 16 ’ b0000000000000000 ;
47 De lay_ reg [ 9 ] <= 16 ’ b0000000000000000 ;
48 De lay_ reg [ 1 0 ] <= 16 ’ b0000000000000000 ;
49 De lay_ reg [ 1 1 ] <= 16 ’ b0000000000000000 ;
50 De lay_ reg [ 1 2 ] <= 16 ’ b0000000000000000 ;
51 De lay_ reg [ 1 3 ] <= 16 ’ b0000000000000000 ;
52 De lay_ reg [ 1 4 ] <= 16 ’ b0000000000000000 ;
53 De lay_ reg [ 1 5 ] <= 16 ’ b0000000000000000 ;
54 De lay_ reg [ 1 6 ] <= 16 ’ b0000000000000000 ;
55 De lay_ reg [ 1 7 ] <= 16 ’ b0000000000000000 ;
56 De lay_ reg [ 1 8 ] <= 16 ’ b0000000000000000 ;
57 end
58 e l s e b e g i n
59 De lay_ reg [ 0 ] <= D e l a y _ r e g _ n e x t [ 0 ] ;
60 De lay_ reg [ 1 ] <= D e l a y _ r e g _ n e x t [ 1 ] ;
61 De lay_ reg [ 2 ] <= D e l a y _ r e g _ n e x t [ 2 ] ;
62 De lay_ reg [ 3 ] <= D e l a y _ r e g _ n e x t [ 3 ] ;
63 De lay_ reg [ 4 ] <= D e l a y _ r e g _ n e x t [ 4 ] ;
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64 De lay_ reg [ 5 ] <= D e l a y _ r e g _ n e x t [ 5 ] ;
65 De lay_ reg [ 6 ] <= D e l a y _ r e g _ n e x t [ 6 ] ;
66 De lay_ reg [ 7 ] <= D e l a y _ r e g _ n e x t [ 7 ] ;
67 De lay_ reg [ 8 ] <= D e l a y _ r e g _ n e x t [ 8 ] ;
68 De lay_ reg [ 9 ] <= D e l a y _ r e g _ n e x t [ 9 ] ;
69 De lay_ reg [ 1 0 ] <= D e l a y _ r e g _ n e x t [ 1 0 ] ;
70 De lay_ reg [ 1 1 ] <= D e l a y _ r e g _ n e x t [ 1 1 ] ;
71 De lay_ reg [ 1 2 ] <= D e l a y _ r e g _ n e x t [ 1 2 ] ;
72 De lay_ reg [ 1 3 ] <= D e l a y _ r e g _ n e x t [ 1 3 ] ;
73 De lay_ reg [ 1 4 ] <= D e l a y _ r e g _ n e x t [ 1 4 ] ;
74 De lay_ reg [ 1 5 ] <= D e l a y _ r e g _ n e x t [ 1 5 ] ;
75 De lay_ reg [ 1 6 ] <= D e l a y _ r e g _ n e x t [ 1 6 ] ;
76 De lay_ reg [ 1 7 ] <= D e l a y _ r e g _ n e x t [ 1 7 ] ;
77 De lay_ reg [ 1 8 ] <= D e l a y _ r e g _ n e x t [ 1 8 ] ;
78 end
79 end
80 a s s i g n De lay_ou t1 = De lay_ reg [ 1 8 ] ;
81 a s s i g n D e l a y _ r e g _ n e x t [ 0 ] = D a t a I n ;
82 a s s i g n D e l a y _ r e g _ n e x t [ 1 ] = De lay_ reg [ 0 ] ;
83 a s s i g n D e l a y _ r e g _ n e x t [ 2 ] = De lay_ reg [ 1 ] ;
84 a s s i g n D e l a y _ r e g _ n e x t [ 3 ] = De lay_ reg [ 2 ] ;
85 a s s i g n D e l a y _ r e g _ n e x t [ 4 ] = De lay_ reg [ 3 ] ;
86 a s s i g n D e l a y _ r e g _ n e x t [ 5 ] = De lay_ reg [ 4 ] ;
87 a s s i g n D e l a y _ r e g _ n e x t [ 6 ] = De lay_ reg [ 5 ] ;
88 a s s i g n D e l a y _ r e g _ n e x t [ 7 ] = De lay_ reg [ 6 ] ;
I.2 Restoring Algorithm 97
89 a s s i g n D e l a y _ r e g _ n e x t [ 8 ] = De lay_ reg [ 7 ] ;
90 a s s i g n D e l a y _ r e g _ n e x t [ 9 ] = De lay_ reg [ 8 ] ;
91 a s s i g n D e l a y _ r e g _ n e x t [ 1 0 ] = De lay_ reg [ 9 ] ;
92 a s s i g n D e l a y _ r e g _ n e x t [ 1 1 ] = De lay_ reg [ 1 0 ] ;
93 a s s i g n D e l a y _ r e g _ n e x t [ 1 2 ] = De lay_ reg [ 1 1 ] ;
94 a s s i g n D e l a y _ r e g _ n e x t [ 1 3 ] = De lay_ reg [ 1 2 ] ;
95 a s s i g n D e l a y _ r e g _ n e x t [ 1 4 ] = De lay_ reg [ 1 3 ] ;
96 a s s i g n D e l a y _ r e g _ n e x t [ 1 5 ] = De lay_ reg [ 1 4 ] ;
97 a s s i g n D e l a y _ r e g _ n e x t [ 1 6 ] = De lay_ reg [ 1 5 ] ;
98 a s s i g n D e l a y _ r e g _ n e x t [ 1 7 ] = De lay_ reg [ 1 6 ] ;
99 a s s i g n D e l a y _ r e g _ n e x t [ 1 8 ] = De lay_ reg [ 1 7 ] ;
100 S q r t u _ S q r t ( . d i n ( De lay_ou t1 ) , / / u i n t 1 6
101 . dou t ( S q r t _ o u t 1 ) / / u f i x19_En10
102 ) ;
103 a s s i g n DataOut = S q r t _ o u t 1 ;
104 endmodule / / model
I.2.7 Test Bench
1 / *
2 * D e s c r i p t i o n : I n t e r f a c e c o n t r o l s t h e
3 * e x e c u t i o n o f t h e s y s t e m
4 * Author : Vyoma Sharma
5 *
6 * /
7 program t e s t b e n c h ( i n t f intf_DUT , i n t f i n t f _ m o d e l ) ;
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8
9 e n v i r o n m e n t env ;
10
11 i n i t i a l b e g i n
12
13 env = new ( intf_DUT , i n t f _ m o d e l ) ;
14
15 env . d r v r . r e s e t ( ) ;
16
17 env . d r v r . d r i v e (1000000000) ;
18 end
19 endprogram
